

HI-6200

Fully Integrated MIL-STD-1553 BC/RT/MT

HI-6200, HI-6202 Families

November 2019



HOLT INTEGRATED CIRCUITS 2

1. Overview

The HI-6200 family is a fully integrated and dual redundant MIL-STD-1553 BC/RT/MT interface solution which includes 1553 protocol, SRAM and dual transceivers in single 80-pin plastic PQFP and QFN package configurations. The devices are software compatible with the Data Device Corporation (DDC[®]) Mini-ACE[®], Enhanced Mini-ACE[®], Micro-ACE[®], Mini-ACE[®] Mark3 and Total-ACE[®] families of MIL-STD-1553 Terminals and offer additional features such as Error-Correcting Code (ECC) SRAM. The compact single-chip monolithic design offers a significant space and cost saving over the older traditional multi-chip module approach.

1.1. Bus Controller

The BC is a programmable message-sequencing engine programmed using a set of 20 instruction op codes. It greatly reduces the host's processing workload by autonomously supporting multi-frame message scheduling, message retry schemes, storage of message data in on-chip RAM, asynchronous message insertion and status/error reporting. The Enhanced BC mode also includes a General Purpose Queue and user-defined interrupts to further enhance host communication.

1.2. Remote Terminal

The RT has been fully validated by a recognized independent third party. RT memory management options include single, double, and 2 circular buffer modes for individual subaddresses. The RT performs comprehensive error checking including word and format validation and checks for various transfer errors. The RT supports flexible interrupt conditions, command illegalization and a programmable busy bit by subaddress. In addition, the devices have an "auto-boot" feature necessary for MIL-STD-1760 compliance, whereby the terminal can initialize as an online RT with the busy bit set following power turn-on. The HI-6202 provides a cost effective RT-only device.

1.3. Monitor Terminal

The family supports three monitor modes including a word monitor mode, a selective message monitor mode and a combined RT/Monitor Mode. For new applications it is recommended to implement the selective message monitor mode. Selective Message Monitor allows monitoring of 1553 messages and provides the ability to filter based on RT address, T/\overline{R} bit and subaddress with no host processor intervention.

1.4. Host Processor Interface

Each device provides an 8/16-bit parallel host bus interface supporting a variety of processor configurations including shared RAM and DMA. The host interface supports both non-multiplexed and multiplexed address/ data buses, non-zero wait mode for interfacing to processor address/data buses, and zero wait mode for interfacing to processor address/data buses, and zero wait mode for interfacing to microcontroller I/O ports.

1.5. Built in Test

The family provides an autonomous built-in self-test capability. The testing includes both RAM and protocol logic tests which may be initiated by the host processor.

Note: DDC[®], Mini-ACE®, Enhanced Mini-ACE®, Micro-ACE®, Mini-ACE® Mark3 and Total-ACE® are registered trademarks of Data Device Corporation, Bohemia, NY, USA. There is no affiliation between Data Device Corporation and Holt Integrated Circuits Inc.

1.6. Features

- Dual Redundant MIL-STD-1553A/B/1760 Channel
- BC/RT/MT or RT/MT Modes
- RT-only device available (HI-6202)
- 64Kx16 ECC SRAM
- External RT Address Inputs
- MIL-STD-1760 RT "Auto Boot"
- +3.3V single supply operation
- Built-in Self-Test
- Generic 8/16-bit Processor Interface
- -40°C to +85°C or -55°C to +125°C
 - No Limitations on transmit duty cycle
- 80-Pin PQFP package
 - 12mm x 12mm x 1.6mm
- 80-Pin QFN package
 - 12mm x 12mm x 0.8mm

1.7. Application Benefits

- Simplified Board Design and Layout
- Third Party RT Validated
- Single Die for Improved Reliability
- Fully Software Compatible to DDC[®] ACE, Mini-ACE[®], Enhanced Mini-ACE[®], Micro-ACE[®], Mini-ACE[®] Mark3 and Total-ACE[®].



1.8. Block Diagram

2. Registers and Command/Status Words

Table 1 summarizes the device registers and corresponding addresses.

Hex Address	Access	Register Name				
0x0000	RD/WR	Interrupt Enable Register 1	0x0000			
0x0001	RD/WR	Configuration Register 1	0x0000			
0x0002	RD/WR	Configuration Register 2	0x0000			
0x0003	WR	Start/Reset Register	0x0000			
0x0003	RD	Non-Enhanced BC or RT Command Stack Pointer / Enhanced BC Instruction List Pointer Register	0x0000			
0x0004	RD/WR	BC Control Word / RT Subaddress Control Word Register	0x0000			
0x0005	RD/WR	Time Tag Register	0x0000			
0x0006	RD	Interrupt Status Register 1	0x0000			
0x0007	RD/WR	Configuration Register 3	0x0000			
0x0008	RD/WR	Configuration Register 4	0x0000			
0x0009	RD/WR	Configuration Register 5	Note 1			
0x000A	RD/WR	RT/Monitor Data Stack Address Register	0x0000			
0x000B	RD	BC Frame Time Remaining Register	0x0000			
0x000C	RD	BC Time Remaining to Next Message Register	0x0000			
0x000D	RD/WR	Non-Enhanced BC Frame Time / Enhanced BC Initial Instruction Pointer / RT Last Command/MT Trigger Word Register	0x0000			
0x000E	RD	RT Status Word Register	0x0000			
0x000F	RD	RT BIT Word Register	0x0000			
0x0010	-	Test Mode Register 0	0x0000			
0x0011	-	Test Mode Register 1	0x0000			
0x0012	-	Test Mode Register 2	0x0000			
0x0013	_	Test Mode Register 3	0x0000			
0x0014	-	Test Mode Register 4	0x0000			
0x0015	-	Test Mode Register 5	0x0000			
0x0016	_	Test Mode Register 6	0x0000			

Table 1. Register Summary

Hex Address	Access	Register Name	Hard Reset Default
0x0017	-	Test Mode Register 7	0x0000
0x0018	RD/WR	Configuration Register 6	0x0000
0x0019	RD/WR	Configuration Register 7	0x0000
0x001A	-	Reserved	0x0000
0x001B	RD	BC Condition Code Register	0x0000
0x001B	WR	BC General Purpose Flag Register	0x0000
0x001C	RD	BIT Test Status Register	Note 2
0x001D	RD/WR	Interrupt Enable Register 2	0x0000
0x001E	RD	Interrupt Status Register 2	Note 2
0x001F	RD/WR	BC General Purpose Queue Pointer / RT-MT Interrupt Status Queue Pointer Register	0x0000

NOTES:

- 1. Bits SNGLEND, TXINHA, TXINHB, RTAD[4:0] and RTADP will reflect the logic values of their respective input pins.
- Following Built-in Self Test, registers 0x001C (BIT Test Status Register) and 0x001E (Interrupt Status Register 2) will be non-zero. The value of register 0x001C will depend on the result of the Built-in Self Test. In register 0x001E, bit 2, BIST, will be set to logic "1" following Built-in Self Test.

2.1. Interrupt Enable Register #1, Read/Write 0x0000

Setting a respective bit below to logic "1" will cause an interrupt to be generated when the corresponding event occurs. The equivalent bit in Interrupt Status Register #1 will also be set to logic "1" regardless of whether the enable bit is set or not. Setting a respective bit below to logic "0" will disable (mask) the interrupt.

Bit No.	Mnemonic	R/W	Reset	Bit Description
15 (MSB)		-	0	Reserved
14	RAMPE	R/W	0	Two Bit RAM Error Detected Set RAMPE to logic "1" to generate an interrupt when a two bit RAM error occurs. Bit 14 in Configuration Register #2 must be set to logic "1" to enable two bit error detection.
				Note: The device ECC SRAM will automatically detect and correct single bit RAM errors. Corrected single bit errors are not logged.
13	тхто	R/W	0	Set TXTO to logic "1" to generate an interrupt when a transmitter timeout occurs.
12	STKRO	R/W	0	Set STKRO to logic "1" to generate an interrupt when a command stack rollover occurs. When in BC Mode, this applies to the BC Command Stack. When in RT Mode, this applies to the RT Command Stack.
11	MTRO	R/W	0	Set MTRO to logic "1" to generate an interrupt when an MT command stack rollover occurs.
10	MTDRO	R/W	0	Set MTDRO to logic "1" to generate an interrupt when an MT data stack rollover occurs.
9	HSKF	R/W	0	Set HSKF to logic "1" to generate an interrupt when a handshake failure occurs between the device and external RAM in Transparent Mode.
8	BCRTY	R/W	0	Set BCRTY to logic "1" to generate an interrupt when the BC tries to re-send a message, regardless of whether the retry was successful or not.
7	RTAPF	R/W	0	Set RTAPF to logic "1" to generate an interrupt when the The Remote Terminal address and parity bits do not exhibit odd parity.
6	TTRO	R/W	0	Set TTRO to logic "1" to generate an interrupt when the time tag counter rolls over.
5	RTCIRO	R/W	0	Set RTCIRO to logic "1" to generate an interrupt when the RT circular buffer rolls over
4	CWEOM	R/W	0	Set CWEOM to logic "1" to generate an interrupt at the end of the current message provided the EOM interrupt is enabled in the respective BC or RT subaddress control word.
3	BCEOF	R/W	0	Set BCEOF to logic "1" to generate an interrupt at the end of the current BC frame
2	ERR	R/W	0	Set ERR to logic "1" to generate an interrupt when a 1553 Message Error, loopback failure or response timeout is detected

Bit No.	Mnemonic	R/W	Reset	Bit Description	
1 BRMINT				The function of this bit BC, RT or MT mode as Set BRMINT to logic " below are met:	depends on whether the device is operating in s follows: 1" to generate an interrupt when the conditions
	R/W	0	BC Mode	A received RT Status Word contains the wrong RT address or an unexpected status bit value.	
				Enhanced RT Mode	A valid Mode Command is received.
				Word Monitor Mode	A valid received command word matches the value programmed in the Monitor Trigger Register.
0 (LSB)	EOM	R/W	0	Set EOM to logic "1" to message.	o generate an interrupt at the end of every

2.2. Configuration Register #1, Read/Write 0x0001

Configuration Register #1 is used to select the device's mode of operation and for software control of operational features such as RT Status Word bits, Time-Tagging, etc. Specific bit functionality depends on the selected mode of operation as outlined in the Tables below.

Bit No.	Mnemonic	R/W	Reset	Bit Description
15 (MSB)	MODE1	R/W	1	Set to logic "0" for BC mode of operation.
14	MODE2	R/W	0	Initializes logic "0" in BC mode.
13	MEMAB	R/W	0	This bit indicates which fixed memory location is used. If MEMAB is logic "0", Location A is used If MEMAB is logic "1", Location B is used.
12	ABRTME	R/W	0	Set ABORTME to logic "1" to abort message processing at the end of the current message when the BC encounters a message error. BC Message processing will continue if an optional message retry is successful.
11 - 0	-	R/W	0	Used only in Enhanced BC Mode (see below)

Table 2. Configuration Register #1, Non-Enhanced BC Mode (Legacy).

Table 3. Configuration Register #1, Enhanced BC Mode.

To enable Enhanced BC Mode, bit 15 of Configuration Register #1 should be set to logic "0" <u>AND</u> bit 15 of Configuration Register #3 should be set to logic "1".

Bit No.	Mnemonic	R/W	Reset	Bit Description
15 (MSB)	MODE1	R/W	1	Set to logic "0" for BC mode of operation.
14	MODE2	R/W	0	Initializes logic "0" in BC mode.
13	MEMAB	R/W	0	Current Memory Pointer.
				Logic "0" for Location A, logic "1" for Location B.
				Abort at End of Message if Error.
12	ABRTME	R/W	0	Set to logic "1" to abort message processing at the end of the current message when the BC encounters an error. BC Message processing will continue if the message retry feature is enabled and retry is successful.
				Abort at End of Frame if Error.
11	ABRTFE	R/W	0	Set to logic "1" to abort message processing at the end of the current frame when the BC encounters an error. BC Message processing will continue if the message retry feature is enabled and retry is successful.
			Abort at End of Message if Status Bits Set.	
10	ABRTMES	R/W	0	Set to logic "1" to abort message processing at the end of the current message when non-masked Status Word bits are set unexpectedly. BC Message processing will continue if the message retry feature is enabled and retry is successful.
				Abort at End of Frame if Status Bits Set.
9	ABRTFES	R/W	0	Set to logic "1" to abort message processing at the end of the current frame (even if Auto Frame Repeat is enabled) when non-masked Status Word bits are set unexpectedly. BC Message processing will continue if the message retry feature is enabled and retry is successful.
				Auto Frame Repeat.
			0	Logic "0": The host manually starts each BC frame.
8	AFR	R/W	0	Logic "1": BC frame will repeat indefinitely provided none of the conditions outlined in bits 12:9 occur or the part is not reset. A fixed frame time may be set by setting bit 6, Internal Trigger below.
				External Trigger.
7	ETRIG	R/W	0	Set to logic "1" to start BC message processing via rising edge of EXT_TRIG signal.

Bit No.	Mnemonic	R/W	Reset	Bit Description
			/ 0	Internal Trigger.
6	ITRIG	R/W		This bit is used in conjunction with bit 8, Auto Frame Repeat, to automatically repeat the BC frame with a fixed frame time. The time is set in increments of 100μ s (up to 6.55 sec.) according to the value specified by the BC Frame Time Register.
				Logic "1": Enable.
				Logic "0": Disable. Stop after a single frame.
				Message Gap Timer.
				Logic "0": Default message gap (~10µs).
5	5 GAPTMR	R/W	0	Logic "1": The message gap is defined in steps of 1 μ s in the third word of the BC Message Block Descriptor (the defined value may be 10 μ s – 65.535 ms)
4 RTY			Message Retry.	
	RTY	R/W	0	Logic "1": Enable BC message retries by setting bit 8 in the respective BC control word.
				Logic "0": Disable message retries.
3	RTY2X	R/W	0	If RTY2X is set to logic "1" and retries are enabled by setting bit 4 above, then the BC will retry again if the first attempt was unsuccessful.
2	BCEN	R	0	Logic "1" indicates the BC state machine is enabled, i.e. is active and processing messages.
				Logic "0" indicates the BC is in Idle mode.
1	BCFIP	R	0	This bit will read logic "1" for the start of the first message to the end of the last message in a BC frame.
0 (LSB)	BCMIP	R	0	This bit will read logic "1" for the duration of all BC messages.

Table 4. Configuration Register #1, RT Mode (without Alternate Status Word).

Configuration Register #3, bit 5 = logic "0". For Enhanced RT operation, bit 15 of Configuration Register #3 should be set to logic "1".

Bit No.	Mnemonic	R/W	Reset	Bit Description
15 (MSB)	MODE1	R/W	1	Set to logic "1" for RT mode of operation.
14	MODE2	R/W	0	If bit 15 is logic "1" for RT operation, this bit should be logic "0". In this case, enable MT mode (i.e. RT/MT) by setting bit 12 of this register.
13	MEMAR	R/W	0	Current Memory Pointer.
10			0	Logic "0" for Location A, logic "1" for Location B.
				Message Monitor Enable
12	MTEN	R/W	0	Logic "1": Enable Message Monitor.
				Logic "0": Disable Message Monitor.
				Dynamic Bus Control Acceptance, active low.
11 DBAC	DBAC	R/W	0	Logic "0": The RT will respond to a Dynamic Bus Control Mode Code Command by setting the Dynamic Bus Control Acceptance bit in the RT Status Word.
				Logic "1": The Dynamic Bus Control Acceptance bit in the RT Status Word will always be zero.
				Busy Bit, active low.
10	BUSY	R/W	0	Logic "0" will result in "busy" status set. The RT will not respond to commands and will transmit the RT Status Word with the busy bit set.
				Logic "1" results in the busy bit not set in the RT Status Word and the RT will respond to commands in the normal way.
				Service Request Bit, active low.
9	SVCREQ	R/W	0	Logic "0" will result in the Service Request bit set in the RT Status Word.
				Logic "1" will result in the Service Request bit not set in the RT Status Word.
8				Subsystem Flag Bit, active low.
	SSYS	SSYS R/W	0	Logic "0" will result in the Subsystem Flag bit set in the RT Status Word.
				Logic "1" will result in the Subsystem Flag bit not set in the RT Status Word.

Bit No.	Mnemonic	R/W	Reset	Bit Description
				Terminal Flag Bit, active low.
				Enhanced Mode only (Configuration Register #3, bit 15 = logic "1").
7	TF	R/W	0	Logic "0" will result in the Terminal Flag bit set in the RT Status Word.
				Logic "1" will result in the Terminal Flag bit not set in the RT Status Word.
6 - 1		-	-	Not used.
	RTMIP	R	0	RT Message in Progress.
0 (LSB)				Enhanced Mode only (Configuration Register #3, bit 15 = logic "1").
				Logic "1" indicates the RT is processing a message. Set just before SOM and reset just after EOM.

Table 5. Configuration Register #1, RT Mode (with Alternate Status Word).

Configuration Register #3, bit 5 = logic "1". Bits 11 – 1 of the RT status word are programmable directly by the host. For use of the RT Alternate Status word, Enhanced RT operation must be activated (bit 15 of Configuration Register #3 should be set to logic "1").

Bit No.	Mnemonic	R/W	Reset	Bit Description
15 (MSB)	MODE1	R/W	1	Set to logic "1" for RT mode of operation.
14	MODE2	R/W	0	Set to logic "0" for RT mode of operation.
13	MEMAB	R/W	0	Current Memory Pointer. Logic "0" for Location A, logic "1" for Location B.
12	MTEN	R/W	0	Message Monitor Enable Logic "1": Enable Message Monitor. Logic "0": Disable Message Monitor.
11	MERR	R/W	0	If this bit is logic "1", the Message Error bit (bit 9) of the RT Status Word will be set.
10	INS	R/W	0	If this bit is logic "1", the Instrumentation bit (bit 10) of the RT Status Word will be set.
9	SVCREQ	R/W	0	If this bit is logic "1", the Service Request bit (bit 11) of the RT Status Word will be set.
8	RSRV1	R/W	0	If this bit is logic "1", bit 12 of the RT Status Word will be set.
7	RSRV2	R/W	0	If this bit is logic "1", bit 13 of the RT Status Word will be set.
6	RSRV3	R/W	0	If this bit is logic "1", bit 14 of the RT Status Word will be set.

Bit No.	Mnemonic	R/W	Reset	Bit Description
5	BCST	R/W	0	If this bit is logic "1", Broadcast Command Received bit (bit 15) of the RT Status Word will be set.
4	BUSY	R/W	0	If this bit is written logic "1", the Busy bit (bit 16) of the RT Status Word will be set.
3	SSYS	R/W	0	If this bit is written logic "1", the Subsystem Flag bit (bit 17) of the RT Status Word will be set.
2	DBAC	R/W	0	If this bit is written logic "1", bit 18 of the RT Status Word will be set.
1	TF	R/W	0	If this bit is written logic "1", the Terminal Flag bit (bit 19) of the RT Status Word will be set.
				RT Message in Progress.
0 (LSB)	RTMIP	R	0	Logic "1" indicates the RT is processing a message. Set just before SOM and reset just after EOM.

Table 6. Configuration Register #1, Enhanced Monitor Mode.

Enhanced mode is activated by setting bit 15 of Configuration Register #3 to logic "1". Bits 15 – 13 apply to both Enhanced and non-Enhanced Modes. Bits 12 – 0 only apply in Enhanced Mode.

Bit No.	Mnemonic	R/W	Reset	Bit Description
15 (MSB)	MODE1	R/W	1	Set to logic "0" for MT mode of operation.
14	MODE2	R/W	0	Set to logic "1" for MT mode of operation.
13	MEMAB	R/W	0	Current Memory Pointer.
			Ŭ	Logic "0" for Location A, logic "1" for Location B.
				Message Monitor Enable
12 MTEN	MTEN	R/W	0	Logic "1": Enable Message Monitor.
			Logic "0": Disable Message Monitor.	
				Word Monitor Trigger Enable.
11	TRIGEN	R/W	0	Enable with logic "1". This bit must be set in Word Monitor Mode to enable a monitor start via EXT_TRIG (bit 7 below set to logic "1") or via successful comparison between a received valid word and the word stored in the MT Trigger Resister (0x00D).
		T R/W	V O	Start Word Monitor on Trigger.
10	TRSTRT			Enable with logic "1". The Word Monitor will start monitoring following successful comparison between a received valid word and the word stored in the MT Trigger Resister (0x00D).

Bit No.	Mnemonic	R/W	Reset	Bit Description			
				Stop Word Monitor on Trigger.			
9	9 TRSTOP R/W 0		0	Enable with logic "1". The Word Monitor will stop monitoring following successful comparison between a received valid word and the word stored in the MT Trigger Resister (0x00D).			
8	-	-	-	Not used.			
				External Trigger.			
7	7 EXTTRIG R/W 0		0	Set to logic "1" to start MT via rising edge of EXT_TRIG signal. Monitor trigger must also be enabled by setting bit 11 of this register.			
6 - 3	-	-	-	Not used.			
2			0	Monitor Enabled.			
2			0	A logic "1" indicates the Monitor is enabled.			
				Monitor Triggered.			
1	MTR	R	0	A logic "1" indicates the Monitor was triggered either by successful comparison with the word in the MT Trigger Resister (0x00D) or via rising edge of the EXT_TRIG signal			
0(158)	МАСТ	D	0	Monitor Active.			
	IVIAC I		U	A logic "1" indicates the Word Monitor was started.			

2.3. Configuration Register #2, Read/Write 0x0002

Bit No.	Mnemonic	R/W	Reset	Bit Description						
15 (MSB)	EINTEN	R/W	0	Set EINTEN to logic "1" to enable Enhanced Interrupts.						
14	RAMP	R/W	0	Two Bit RAI Setting RAN interrupt ma 14, RAMPE	Two Bit RAM Error Detect Setting RAMP bit to logic "1" enables two bit RAM error detection. An interrupt may be generated for detection of two bit errors by setting bit 14, RAMPE, in the Interrupt Enable Register #1 to logic "1".					
				single bit RAM errors, regardless of the state of this bit. Corrected single bit errors are not logged.						
13	BUSYLU	R/W	0	Set BUSYL	U to logic "1"	to enable tl	he Busy Lookup Table.			
12	DBUF	R/W	0	Set DBUF to (see bit 1 be	o logic "1" to elow).	enable Dou	ble Buffering for Rx messages			
11	OVINV	R/W	0	Setting OVI overwritten.	NV to logic "	1" will cause	e invalid circular buffer data to be			
10	256RO	R/W	0	If 256RO is	logic "0", RA	M buffers w	vill rollover after 256 words.			
			Time Tag R follows:	Time Tag Resolution bits. Bits 9 – 7 set the time tag resolution as follows:						
				Bit 9	Bit 8	Bit 7	Time Tag Resolution			
				0	0	0	64 µs			
				0	0	1	32 µs			
				0	1	0	16 µs			
9 - 7	TTRES	R/W	0	0	1	1	8 µs			
				1	0	0	4 µs			
				1	0	1	2 µs			
				1	1	0	The Time Tag is incremented by writing logic "1" to bit 4 of the Start/Reset Register.			
				1	1	1	The Time Tag is incremented by means of an external clock connected to TAG_CLK.			
6	TTSYNC	R/W	0	In RT Mode when a Syr	e, setting this achronize Wi	bit to logic thout Data i	"1" will clear the Time Tag counter mode command is received.			
5	SYNCDAT	R/W	/W 0	In RT Mode received Sy Time Tag R	e, setting this inchronize W egister.	bit to logic /ith Data mo	"1" will cause the data word in a ode command to loaded into the			
5	STRODAT			In BC Mode Tag Registe With Data n	e, setting this er to be trans node comma	bit to logic mitted as th and.	"1" will allow the value of the Time ne data word in a Synchronize			

Bit No.	Mnemonic	R/W	Reset	Bit Description
			0	Logic "1": Clear Interrupt Status Registers #1 or #2 when read respectively.
			U	Logic "0": Clear both Interrupt Status Registers #1 and #2 by writing logic "1" to bit 2, Start/Reset Register 0x003.
			0	This bit sets whether the interrupt output signal INT is a continuous level or a pulse.
3	LEVEL	R/W		Logic "1": The INT output signal will be a level that will remain low until Interrupt Status Registers #1 and #2 are cleared.
				Logic "0": The \overline{INT} output signal will be a 500ns pulse.
				Logic "0": The Service Request bit in the RT Status Word may only be controlled by the host.
2	SRREQ	R/W	V O	Logic "1": The Service Request bit in the RT Status Word may be controlled by the host, but is cleared when the RT responds to a Transmit Vector Word mode code command
				This bit is used to set the Enhanced RT buffering mode.
1	ENRTBUF	R/W	0	ENRTBUF = logic "0": If bit 12 of this register is logic "1", double buffer mode will be set globally for all Rx commands. If bit 12 is logic "0", single buffer mode will be set.
				ENRTBUF = logic "1": Each Rx subaddress can have a different buffering mode, set by the individual subaddress control word.
				Notice 2 Broadcast Data Storage.
0 (LSB)	NOTICE2	2 R/W	0	If this bit is logic "1", the terminal stores data associated with broadcast commands separately from data associated with non-broadcast commands to meet the requirements of MIL-STD-1553B Notice 2.
				If this bit is logic "0", broadcast command data is stored in the same buffer with data from nonbroadcast commands.

2.4. Command Stack Pointer Register/ Enhanced BC Instruction List Register, Read Only 0x0003

When read, this register contains the current value of the Stack Pointer for RT, MT and non-enhanced BC modes. In Enhanced BC Mode, this register will contain a pointer to the BC Instruction List.

Bit No.	R/W	Reset	Bit Description
15 (MSB) – 0 (LSB)	R	0	Command Stack Pointer, bits[15 - 0] respectively.

2.5. Start/Reset Register, Write Only 0x0003

Bit No.	Mnemonic	R/W	Reset	Bit Description
15 (MSB) - 12		W	0	Reserved.
11	RTON	w	0	If the RT goes offline following receipt of an Initiate Self-Test mode command (RTOFF bit 4 of Configuration Register #7 set), then the RT will automatically restart following completion of the self-test. However, if the host does not run the self-test by setting bit 7 of this register, then this bit should be set in order to bring the RT back online.
10	CLRST	W	0	Setting CLRST to logic "1" will clear the Self-Test Register
9	RAMST	W	0	Setting PROST to logic "1" will initiate a RAM Self-Test
8	-	W	0	Reserved
7	PROST	W	0	Setting PROST to logic "1" will initiate a Protocol Self-Test
6	STOPMSG	w	0	In BC Mode, setting this bit will stop operation at End-of- Message. In MT Mode, setting this bit will stop message monitoring.
5	BCSTOPFR	w	0	In BC Mode, setting this bit will stop operation at End-of- Frame.
4	TTINC	w	0	Setting this bit will increment the Time Tag Counter by "1" LSB when Time Tag Resolution bits 9-7 of Configuration Register #2 are set to "110".
3	TTRST	W	0	Setting TTRST to logic "1" will reset the Time Tag Counter.
2	INTRST	W	0	Setting this bit will clear Interrupt Status Registers #1 and #2.
1	BCMTSTRT	W	0	In BC Mode, setting this bit will start the BC. In MT Mode, setting this bit will start the MT.
0 (LSB)	SFTRESET	W	0	Setting this bit will initiate a software reset.

When writing to this register, all reserved bits must be written logic "0".

2.6. BC Control Word Register, Read/Write 0x0004

The BC Control Word is the first word in each Message Control / Status Block. The BC Control Word is not transmitted on the MIL-STD-1553 bus. This word is initialized and maintained by the host to specify message attributes such as bit masks for the received RT Status Word, which bus to use, enabling self test, BC message format, etc.

Bit No.	Mnemonic	R/W	Reset	Bit Description
				Transmit Time Tag for Synchronize (with data) Mode Code Command (MC17).
15 (MSB)	TXTTMC17	R/W	0	If TXTTMC17 bit is logic "0" the BC transmits the value contained in the Message Data Block as the data word for a "synchronize" mode code command MC17.
				If TXTTMC17 bit is logic "1", the "synchronize" mode data word value originates from the value of the Time Tag Register. Bit 5 of Configuration Register #2 must also be set.
				Message Error Bit Mask.
14	MEMASK	R/W	0	If MEMASK bit is logic "0" and the Message Error bit is logic 1 in the received RT Status Word, the BC will recognise the Message Error status.
				If MEMASK bit is logic "1", the Message Error bit in the received RT Status Word is masked and is treated by the BC as "Don't Care".
	SRQMASK	R/W	0	Service Request Bit Mask.
13				If SRQMASK bit is logic "0" and the Service Request bit is logic 1 in the received RT Status Word, the BC will recognise the Service Request status.
				If SRQMASK bit is logic "1", the Service Request bit in the received RT Status Word is masked and is treated by the BC as "Don't Care".
				Busy Bit Mask.
12	BSYMASK	R/W	0	If BSYMASK bit is logic "0" and the Busy bit is logic 1 in the received RT Status Word, the BC will recognise the Busy status.
				If BSYMASK bit is logic "1", the Busy bit in the received RT Status Word is masked and is treated by the BC as "Don't Care".
				Subsystem Flag Bit Mask.
11	SSYSMASK	R/W	0	If SSYSMASK bit is logic "0" and the Subsystem Flag bit is logic 1 in the received RT Status Word, the BC will recognise the Subsystem Flag status.
				If SSYSMASK bit is logic "1", the Subsystem Flag bit in the received RT Status Word is masked and is treated by the BC as "Don't Care".

Bit No.	Mnemonic	R/W	Reset	Bit Description
				Terminal Flag Bit Mask.
10	TFMASK	R/W	0	If TFMASK bit is logic "0" and the Terminal Flag bit is logic 1 in the received RT Status Word, the BC will recognise the Terminal Flag status.
				If TFMASK bit is logic "1", the Terminal Flag bit in the received RT Status Word is masked and is treated by the BC as "Don't Care".
				Reserved Bits Mask.
9	RSVMASK	R/W	0	If RSVMASK bit is logic "0" and one or more of the three Reserved bits is logic "1" in the received RT Status Word, the BC will recognise the Reserved status.
				If RSVMASK bit is logic "1", the Reserved bits in the received RT Status Word are masked and are treated by the BC as "Don't Care".
				Retry Enabled.
8	RTRYENA	R/W	0	If RTRYENA is set to logic "1", failed messages will be retried according to Configuration Register settings.
		R/W		Use Bus A/B.
7	USEBUSA		0	If this Control Word bit is logic "1", the BC transmits the command on Bus A.
				If this Control Word bit is logic "0", the BC transmits the command on Bus B.
				Self-Test Message Off-Line.
6	SELFTST	R/W	0	If SELFTST is logic "1", an internal loopback test (bus transmission disabled) is performed.
				Mask Broadcast Command Received Bit.
5	MASKBCR	R/W	0	If MASKBCR bit is logic "0" and the Broadcast Command Received bit is logic "1" in the received RT Status Word, the BC will recognise the Broadcast status.
				If MASKBCR bit is logic "1", the Broadcast Command Received bit in the received RT Status Word is masked and is treated by the BC as "Don't Care".
				End of Message Interrupt.
4	EOMINT	R/W	0	If EOMINT is logic "1", an interrupt request will be generated (if not masked in Interrupt Mask Register #1) upon message completion.
				1553A/B Select.
3	1553AB	R/W	0	If 1553AB is Logic "1", RT response will comply with MIL-STD- 1553A.
				If 1553AB is Logic "0", RT response will comply with MIL-STD- 1553B.

Bit No.	Mnemonic	R/W	Reset	Bit Description						
				BC Message Format.						
				The BC Message format is defined by these three bits as follows:						
				Bit 2	Bit 1	Bit 0	BC Message Format			
	BCMSGFT	R/W	0	0	0	0	BC-to-RT			
				0	0	1	RT-to-RT			
2 – 0 (LSB)				0	1	0	Broadcast			
				0	1	1	Broadcast RT-to-RTs			
				1	0	0	Mode Code			
				1	0	1	Not Used			
				1	1	0	Broadcast Mode Code			
				1	1	1	Not Used			

2.7. RT Subaddress Control Word Register, Read/Write 0x0004

This register enables the buffering mechanism for transmit, receive and broadcast subaddresses, either globally or for individual subaddresses (via the subaddress control word lookup table). It is Read-Only when the RT is active and reads back the value of the last received control word. It may be written for test purposes when the RT is Idle.

Bit No.	Mnemonic	R/W	Reset	Bit Description
15 (MSB)	DBGB	R/W	0	If this bit is logic "1" then either double buffering or circular buffering will be set globally for all subaddresses (see MEMx bits below).
				If this bit is logic "0", then double buffering or circular buffering will be enabled for individual subaddresses. In this case, the RT must be in enhanced mode with Enhanced RT buffering enabled (set ENRTBUF bit 1 of Configuration Register #2). Combinations of the MEMx bits below set the size of the buffer.
				To enable double buffering for individual subaddresses (via the subaddress control word lookup table), DBUF bit 12 of Configuration Register #2 should be set.
				To enable circular buffering for individual subaddresses (via subaddress control word lookup table), CIRCEN bit 12 of Configuration Register #6 should be set.
				Note: This bit is ignored for Tx subaddresses.
14	TXEOM	R/W	0	TXEOM = logic "1" enables an interrupt to be generated when the end of a message occurs for a transmit subaddress.
13	TXCIR	R/W	0	TXCIR = logic "1" enables an interrupt to be generated when a transmit subaddress circular buffer rolls over.

Bit No.	Mnemonic	R/W	Reset	Bit Description					
				These bits set the buffer type and size for transmit subaddress buffering as follows:					
				TXMEM2 bit 12	TXMEM1 bit11	TXMEM0 bit 10	Buffering Mode		
12 – 10		R/W	0	0	0	0	Individual Tx subaddress single message buffering		
				0	0	1	Individual Tx subaddress circular buffering, 128 Words		
	TXMEM[2:0]			0	1	0	Individual Tx subaddress circular buffering, 256 Words		
				0	1	1	Individual Tx subaddress circular buffering, 512 Words		
					1	0	0	Individual TX subaddress circular buffering, 1024 Words	
				1	0	1	Individual TX subaddress circular buffering, 2048 Words		
				1	1	0	Individual Tx subaddress circular buffering, 4096 Words		
				1	1	1	Individual Tx subaddress circular buffering, 8192 Words		
9	RXEOM	R/W	0	RXEOM = logic "1" end of a message oc	nables an inte curs for a rec	errupt to be ge eive subaddre	nerated when the ss.		
8	RXCIR	R/W	0	RXCIR = logic "1" enables an interrupt to be generated when a receive subaddress circular buffer rolls over.					

Bit No.	Mnemonic	R/W	Reset	Bit Description					
				These I bufferin	oits set the buing as follows:	ffer type and	size for receive	e subaddress	
				DBGB bit 15	RXMEM2 bit 12	RXMEM1 bit11	RXMEM0 bit 10	Buffering Mode	
				0	0	0	0	Individual Rx subaddress single message buffering	
				0	0	0	1	Individual Rx subaddress circular buffering, 128 Words	
7 - 5				0	0	1	0	Individual Rx subaddress circular buffering, 256 Words	
	RXMEM[2:0]	R/W	0	0	0	1	1	Individual Rx subaddress circular buffering, 512 Words	
				0	1	0	0	Individual RX subaddress circular buffering, 1024 Words	
				0	1	0	1	Individual RX subaddress circular buffering, 2048 Words	
				0	1	1	0	Individual Rx subaddress circular buffering, 4096 Words	
				0	1	1	1	Individual Rx subaddress circular buffering, 8192 Words	
				1	0	0	0	Global double buffering for all Rx subaddresses.	
				1	1	1	1	Globar circular buffering for all Rx subaddresses. The size of the buffer is set by bits CIRSZE[11:9] of Configuration Register #6.	
4	BCSTEOM	R/W	0	BCSTE end of a	OM = logic "1 a message oc	" enables an curs for a bro	interrupt to be adcast subado	generated when the lress.	
3	BCSTCIR	R/W	0	BCSTC broadca	IR = logic "1" ast subaddres	enables an ir s circular buf	iterrupt to be g fer rolls over.	enerated when a	

Bit No.	Mnemonic	R/W	Reset	Bit Des	Bit Description					
			0	These bits set the buffer type and size for broadcast subaddress buffering as follows:						
				DBGB bit 15	BCSTMEM2 bit 12	BCSTMEM1 bit11	BCSTMEM0 bit 10	Buffering Mode		
				0	0	0	0	Individual BCST subaddress single message buffering		
				0	0	0	1	Individual BCST subaddress circular buffering, 128 Words		
				0	0	1	0	Individual BCST subaddress circular buffering, 256 Words		
	BCSTMEM[2:0]	R/W		0	0	1	1	Individual BCST subaddress circular buffering, 512 Words		
2 - 0				0	1	0	0	Individual BCST subaddress circular buffering, 1024 Words		
				0	1	0	1	Individual BCST subaddress circular buffering, 2048 Words		
				0	1	1	0	Individual BCST subaddress circular buffering, 4096 Words		
				0	1	1	1	Individual BCST subaddress circular buffering, 8192 Words		
				1	0	0	0	Global double buffering for all BCST subaddresses.		
				1	1	1	1	Globar circular buffering for all BCST subaddresses. The size of the buffer is set by bits CIRSZE[11:9] of Configuration Register #6.		

2.8. Time Tag Register, Read/Write 0x0005

Bit No.	R/W	Reset	Bit Description
15 (MSB) – 0 (LSB)	R/W	0	This register contains the current value of the time tag counter. The resolution of the Time Tag (in μ s/LSB) is programmable through bits 9 – 7 of Configuration Register #2.

2.9. Interrupt Status Register #1, Read Only 0x0006

The bits in this register will be set when the respective event occurs, regardless of whether the interrupt is enabled (equivalent bit set in the Interrupt Enable Register #1) or not.

Bit No.	Mnemonic	R/W	Reset	Bit Description		
	MINIT		0	This bit only applies when Enhanced Interrupts are enabled by setting bit 15 of Configuration Register #2.		
15 (1015B)	IVIIINI	R	0	MINT will be set to logic "1" if an interrupt request has been generated on the INT output signal.		
				Two Bit RAM Error Detected		
14	RAMPE	R	0	This bit, if enabled by bit 14, Interrupt Enable Register #1, will be set to logic "1" when a two bit RAM error is detected. Bit 14, RAMP, in Configuration Register #2, must be set to logic "1" to enable two bit error detection.		
			Note: Single bit RAM errors are automatically detected and corrected by the on-chip ECC SRAM.			
13	тхто	R	0	TXTO will be set to logic "1" when a transmitter timeout occurs.		
12	STKRO	R	0	STKRO will be set to logic "1" when a command stack rollover occur When in BC Mode, this applies to the BC Command Stack. When in RT Mode, this applies to the RT Command Stack.		
11	MTRO	R	0	MTRO will be set to logic "1" when an MT command stack rollover occurs.		
10	MTDRO	R	0	MTDRO will be set to logic "1" when an MT data stack rollover occurs.		
9	HSKF	R	0	HSKF will be set to logic "1" when a handshake failure occurs between the device and external RAM in Transparent Mode.		
8	BCRTY	R	0	BCRTY will be set to logic "1" when the BC tries to re-send a message, regardless of whether the retry was successful or not.		
7	RTAPF	R	0	RTAPF will be set to logic "1" when the RT address and parity bits do not exhibit odd parity.		
6	TTRO	R	0	TTRO will be set to logic "1" when the time tag counter rolls over.		
5	RTCIRRO	R	0	RTCIRRO will be set to logic "1" when the RT circular buffer rolls over.		

Bit No.	Mnemonic	R/W	Reset	Bit Description			
4	CWEOM	R	0	CWEOM will be set to logic "1" at the end of the current message provided the EOM interrupt is enabled in the respective BC or RT subaddress control word.			
3	BCEOF	R	0	BCEOF will be set to lo	BCEOF will be set to logic "1" at the end of the current BC frame		
2	ERR	R	0	ERR will be set to logic "1" when a 1553 Message Error, loopback failure or response timeout is detected			
			The function of this bit BC, RT or MT mode as BRMINT will be set to	depends on whether the device is operating in s follows: logic "1" when the conditions below are met:			
1	1 BRMINT F	R/W	0	BC Mode	A received RT Status Word contains the wrong RT address or an unexpected status bit value.		
				Enhanced RT Mode	A valid Mode Command is received.		
				Word Monitor Mode	A valid received command word matches the value programmed in the Monitor Trigger Register.		
0 (LSB)	EOM	R/W	0	EOM will be set to logic "1" at the end of every message.			

2.10. Configuration Register #3, Read/Write 0x0007

Bit No.	Mnemonic	R/W	Reset	Bit Description				
15 (MSB)	ENHANC	R/W	0	Set ENHANC to logic "1", to enable Enhanced Mode operation.				
				The BCRTSTK[1:0 Mode) command s	0] bits set the size of stack size as follow	of the BC (BC Mode) or RT (RT /s:		
				BCRTSTK 1	BCRTSTK 0	BC OR RT Command Stack Size		
14 - 13	BCRTSTK[1:0]	R/W	0	0	0	256 words (64 messages)		
				0	1	512 words (128 messages)		
				1	0	1024 words (256 messages)		
				1	1	2048 words (512 messages)		

Bit No.	Mnemonic	R/W	Reset	Bit Description				
				The MTST follows:	K[1:0] bits se	et the size of th	e MT command stack size as	
				мтз	ТК 1	MTSTK 0	MT Command Stack Size	
12 - 11	MTSTK[1:0]	R/W	0	()	0	256 words (64 messages)	
				(0	1	1024 words (256 messages)	
					1	0	4096 words (1024 messages)	
					1	1	16384 words (4096 messages)	
				The MTDA follows:	TA[2:0] bits	set the size of t	he MT data stack size as	
				MTSTK 2	MTSTK 1	MTSTK 0	MT Data Stack Size	
				0	0	0	65,536 words	
				0	0	1	32,768 words	
10 – 8	MTDATA[2:0]	R/W	0	0	1	0	16,384 words	
				0	1	1	8,192 words	
				1	0	0	4,096 words	
				1	0	1	2,048 words	
				1	1	0	1,024 words	
				1	1	1	512 words	
			-	If ILLOFF t	oit is logic "0	", Command III	egalization is enabled.	
7	ILLOFF	R/W	0	If ILLOFF bit is logic "1", Command Illegalization is disabled and the Illegalizaton Table memory space may be used for data storage.				
				The MCRS mode com	SVME decide mand:	es how the RT i	responds to a received reserved	
6	MCRSVME	R/W	0	Logic "0": RT doesn't respond to reserved mode commands. Message Error bit is set.				
				Logic "1": F Error bit is	RT will respo not set.	nd to reserved	mode commands. Message	
				Setting ALT follows:	STAT to log	ic "1" enables t	he Alternate RT Status Word as	
5	ALTSTAT	R/W	0	Logic "1": A by the Hos Register #1	All RT Status t by setting t 1.	Word respons heir respective	e bits may be controlled directly bits 11 – 1 in Configuration	
5		κ/٧٧		Logic "0": 1 Dynamic B Subsystem Host by se #1.	The Alternate us Control A n Flag bit and tting their res	e RT Status Wo cceptance bit, d Terminal Flag spective bits 11	ord is disabled and only the Busy bit, Service Request bit, bits are programmable by the – 7 in Configuration Register	

Bit No.	Mnemonic	R/W	Reset	Bit Description			
			0	If NOILLRX is set to logic "1", illegal command data words received by the RT are not stored in RAM.			
4	NOILLRA	R/W	0	If NOILLRX is set to logic "0", illegal command data words received by the RT are stored in RAM.			
2	NOBLEVEY		0	If NOBUSYRX is set to logic "1", the RT responds "Busy status" with the BUSY bit set, but does not store the received data words in RAM.			
3 NOBUSYRX		0	If NOBUSYRX is set to logic "0", the RT responds "Busy status" with the BUSY bit set and stores the received data words in RAM.				
				Active low.			
2	RTTFF	R/W	0	If RTTFF is logic "1" the Terminal Flag bit in the RT status word will be automatically set following a transmitter timeout or loopback failure and control of the Terminal Flag bit is not accessable to the host.			
				If RTTFF is logic "0" the Terminal Flag bit in the RT status word will be automatically set following a transmitter timeout or loopback failure and the Terminal Flag bit is also programmable by the host.			
	45504			If 1553A is set to logic "1", Mode Codes are processed according to MIL-STD-1553A.			
	19994	R/W	0	If 1553A is set to logic "0", Mode Codes are processed according to MIL-STD-1553B.			
0 (LSB)	ENHMC	R/W	0	If ENHMC is set to logic "1", enhanced features are enabled for mode command processing. Mode code data words may be stored separately according to whether they are receive, transmit or broadcast and interrupts may be enables for individual mode codes.			
				If ENHMC is set to logic "0", all mode code data is stored in the same location in RAM.			

2.11. Configuration Register #4, Read/Write 0x0008

Bit No.	Mnemonic	R/W	Reset	Bit Description
15 (MSB)	BITW	R/W	0	If BITW is set to logic "0" the RT will respond to a Transmit BIT word mode command with the data word stored in the internal BIT Word Register. If BITW is set to logic "1" the RT will respond to a Transmit BIT word mode command with the data word stored by the host in RAM location 0x0123.

Bit No.	Mnemonic	R/W	Reset	Bit Description			
14	INBITW	R/W	0	Setting INBITW to logic "1" will inhibit transmission of the BIT word (in response to a Transmit BIT word mode command) if the Busy bit is set. The RT will respond with the Busy bit set in the RT Status word but no BIT word will be transmitted. If INBITW is logic "0", the BIT word will be transmitted (in response to a Transmit BIT word mode command), following transmission of the			
				RT Status word with the Busy bit set.			
				Mode Commands 22 to 31 (decimal) when the busy bit is set.			
13	MCBUSY	R/W	0	If MCBUSY is logic "1" the RT will respond to the above mode commands with the busy bit set in the RT Status Word, followed by a data word.			
				If MCBUSY is logic "0", no data word will be transmitted,			
	12 EBCCW R/W			In BC Mode, setting EBCCW to logic "1" enables all bits of the Expanded BC Control Word.			
12		0	In BC Mode, if EBCCW is logic "0" or if ENHANC bit 15 in Configuration Register #3 is logic "0", then only bits 7, 6, 5, 2, 1, and 0 in the BC Control Word are enabled.				
11	11 BCSTMEN R/		0	In BC Mode, if BCSTMEN is logic "1", the function of the MASKBCR bit in the BC Control Word is enabled, i.e. if BCSTMEN is logic "1" and MASKBCR bit is logic "0", the BC will recognise Broadcast status if the Broadcast Command Received bit is logic "1" in the received RT Status Word. If MASKBCR bit is logic "1", the Broadcast Bit in the received RT Status Word is "Don't Care".			
				In BC Mode, if BCSTMEN is logic "0", the value of the MASKBCR bit in the BC Control Word is XORed with the Broadcast bit in the received RT Status Word.			
10	RTY1553A	R/W	0	Setting this bit to logic "1" will cause the BC to try to resend a message in 1553A mode when the Message Error bit in the received RT Status word is set. This is in addition to the normal criteria for retrying failed messages, provided retries are enabled (e.g. response timeout, etc.).			
				If RTYSTAT is logic "0", the BC will not retry to send a message in response to a received RT Status Word bit being set.			
9	RTYSTAT	R/W	0	If RTYSTAT is logic "1", the BC will retry to send a message in response to a received RT Status Word bit being set, provided retries are enabled.			
0		Y1ALT R/W	<i>N</i> 0	If this bit is set to logic "0", the first retry will be on the same bus as the original failed message.			
0 0	RITIALI			If this bit is set to logic "1", the first retry will be on the opposite bus from the original failed message.			

Bit No.	Mnemonic	R/W	Reset	Bit Description				
				If this bit is the original	set to logic failed mess	"0", the sec sage.	ond retry will be on the same bus as	
7	RTY2ALT	R/W	0	If this bit is from the ori	set to logic ginal failed	"1", the sec message.	ond retry will be on the opposite bus	
				Note that th bit 3 of Con	e second re figuration F	etry option r Register #1.	nust be enabled by setting RTY2X,	
6	MERVAL	R/W	0	When an RT responds to a valid message with the Message Error bit set in the status word, the requested number of data words mus follow the status word in order for the response to be valid.				
				Setting MEI status word	RVAL to log	ic "1" allows by no data	the message to be also valid if the words (e.g. illegal command).	
5	BUSYVAL	R/W	0	When an RT responds to a valid message with the Busy bit bit set in the status word, the requested number of data words must follow the status word in order for the response to be valid. Setting BUSYVAL to logic "1" allows the message to be also valid if the status word is followed with no data words				
4	MTGAP	R/W	0	When in MT mode, this bit allows an additional 20µs to be added to the gap time of consecutive messages when the second message is received on the alternate bus. Logic "0": Add 20µs to gap time, even if messages overlap.				
				Logic "1": G	ap time wil	l remain uno	changed.	
3	RTLATEN	R/W	0	When set to and parity, p When RTLA latched.	o logic "1", F provided the ATEN is log	RTLATEN en e input signa ic "0", the R	nables latching of the RT address al RT_AD_LAT is also logic "1". T address and parity will not be	
				The TEST[2 conditions:	2:0] bits are	used to set	hardware and protocol test	
				TEST2	TEST1	TEST0	Description	
				0	0	0	Normal Operation.	
				0	0	1	Test Decoder.	
2-0	TEST[2:0]	R/W	0	0	1	0	Test Encoder.	
				0	1	1	Test Protocol.	
				1	0	0	Test failsale timer.	
				1	0	1	Test Registers.	
				1	1	0	Reserved.	
				1	1	1	Not supported.	

6

5 - 0 (LSB)

RTADLAT

RTAD[4:0]

RTADP (LSB)

R

R/W

0

0

Bit No.	Mnemonic	R/W	Reset	Bit Description			
15 (MSB)	CLKSEL	R	0	This Read-Only bit simply returns the value of CLKSEL0, bit 0 of Configuration Register #6.			
14	SNGLEND	R	0	This bit reflects the state of the SNGL_END input signal. See the section Signal Descriptions.			
13	TXINHA	R	0	TXINHA will be logic "1" when the TX_INH_A input signal is logic "1", indicating that transmission on Bus A has been inhibited.			
12	TXINHB	R	0	TXINHB will be logic "1" when the TX_INH_B input signal is logic "1", indicating that transmission on Bus B has been inhibited.			
11	ZEROXEN	R/W	0	Setting ZEROXEN to logic "0" will cause the decoder to sample both edges of the clock input.			
				These two bits se follows:	et the device RT-t	o-RT response timeout as	
				RTRTTO1	RTRTT00	RT-to-RT Response Timeout	
10 - 9	RTRTTO[1:0]	R/W	0	0	0	18.5 µs	
				0	1	22.5 µs	
				1	0	50.5 µs	
				1	1	130 µs	
				If GTEN is set to minimum gap tin	logic "0", the dev ne between mess	ice will not check for a ages.	
8	GTEN	R/W	0	If GTEN is set to gap time betwee will result in the r	logic "1", the dev n messages of 2µ message being in	ice will check for a minimum us. Violating this minimum time valid.	
7	DOCTOR		0	If BCSTDIS is se subaddress 31 a	et to logic "1", the s a Broadcast Co	device will not recognise mmand.	
1	BCSTDIS	R/W	0	If BCSTDIS is se	et to logic "0", the	device will recognise	

2.12. Configuration Register #5, Read/Write 0x0009

Signal Descriptions.

subaddress 31 as a Broadcast Command.

the section Signal Descriptions.

This bit reflects the state of the RT_AD_LAT input signal. See

Writing these lower 6 bits via data lines D5 - D0 provide a

mechanism to set the RT Address and Parity bit (LSB) via

software. See RT_AD_LAT input signal description in section

2.13.	RT/Monitor	Data S	tack A	ddress	Register,	Read/Write	0x000A
-------	-------------------	--------	--------	--------	-----------	-------------------	--------

Bit No.	R/W	Reset	Bit Description
15 (MSB) – 0 (LSB)	R/W	0	This register contains the current value of the Data Stack pointer, either RT Data stack or Word Monitor Data Stack, depending on the mode of operation.

2.14. BC Frame Time Remaining Register, Read Only 0x000B

Bit No.	R/W	Reset	Bit Description		
15 (MSB) – 0 (LSB)	R	0	In BC Mode, this register contains the value of the time remaining in the BC frame. The resolution is 100ms/LSB, with a maximum value of 6.55ms.		

2.15. BC Message Time Remaining Register, Read Only 0x000C

Bit No.	R/W	Reset	Bit Description		
15 (MSB) – 0 (LSB)	R	0	In BC Mode, this register contains the current value of the time-to-next message timer. The resolution is 1μ s/LSB, with a maximum value of 65.535ms.		

2.16. Non-Enhanced BC Frame Time/Enhanced BC Initial Instruction Pointer / RT Last Command / MT Trigger Register, Read/Write 0x000D

Bit No.	R/W	Reset	Bit Description				
15 (MSB) – 0 (LSB)	R/W	0	The value of this register depends of the mode of operation as follows:				
			Mode of Operation	Register Function			
			Non-Enhanced BC	Used to program the BC frame time			
			Enhanced BC	Used to program the initial value of the BC instruction list pointer			
			RT	Used to store the last command processed by the RT.			
				Word Monitor	Used to store the value of the word which will initiate a monitor start if a valid received valid word matches it.		

2.17. RT Status Word Register, Read Only 0x000E

This register contains the current value of the device RT Status Word. This includes the Alternate RT Status Word, where all lower 11 bits are all programmable by the host.

Bit No.	R/W	Reset	Bit Description		
15 (MSB) – 11	R	0	Logic "0"		
10	R	0	Message Error Status Bit		
9	R	0	Instrumentation Status Bit		
8	R	0	Service Request Status Bit		
7 – 5	R	0	Reserved bits		
4	R	0	Broadcast Command Received Status Bit		
3	R	0	Busy Status Bit		
2	R	0	Subsystem Flag Status Bit		
1	R	0	Dynamic Bus Control Acceptance Status Bit		
0 (LSB)	R	0	Terminal Flag Status Bit		

2.18. RT BIT Word Register, Read Only 0x000F

This register's bits will read logic "1" to reflect errors flagged by the device. The content of this register will be transmitted to the BC following a "Transmit BIT Word" mode command. It may also be read by the host.

Bit No.	Mnemonic	R/W	Reset	Bit Description		
		Б	0	Transmitter Timed Out.		
				The transmitter timeout of 668µs was exceeded.		
14 LBFB		R	0	Loopback Test Failure B.		
				A loopback failure occurred on Bus B.		
13 L		R	0	Loopback Test Failure A.		
	LDFA			A loopback failure occurred on Bus A.		
12	HSF	R	0	Transparent Mode Handshake Failure.		
				Transmitter Shutdown B.		
11	TXSDB	R	0	A Transmitter Shutdown mode command was received on Bus A. This mode command shuts down the transmitter of the inactive bus.		
	TXSDA	R	0	Transmitter Shutdown A.		
10				A Transmitter Shutdown mode command was received on Bus B. This mode command shuts down the transmitter of the inactive bus.		

Bit No.	Mnemonic	R/W	Reset	Bit Description		
9	TFINH	R	0	Terminal Flag Inhibited.		
				An Inhibit Terminal Flag mode command was received.		
0	DITE		0	BIT Test Fail.		
0		R		The device failed its internal Built-In-Test routine.		
			0	Data Word Count High.		
7	DWCH	R		The number of data words received in the last message was higher than expected.		
			0	Data Word Count Low.		
6	DWCL	R		The number of data words received in the last message was lower than expected.		
		R	0	Incorrect Sync Received.		
5	SNYCF			A command sync bit was detected in a data word.		
4	INVW	R	0	Invalid Word Received		
				RT-to-RT Gap / Sync / Address Error.		
3 RTRTE		R	0	If the device is the receiving RT in an RT-to-RT transfer, this bit will be set if there is a gap time error (gap less than 2μ s), incorrect sync or format error, or incorrect RT address.		
				RT-to-RT Timeout Error.		
2 RTRTTO		R	0	This bit will be set if the allowed RT-to-RT response time is exceeded. The RT-to-RT response timeout is programmed by setting the RTRTTO[1:0] bits [10:9] in Configuration Register #5.		
1	RTRTCWE	R	0	RT-to-RT Command Word Error .		
				If the device is the receiving RT in an RT-to-RT transfer, this bit will be set if there is an error in the Transmit Command Word, e.g. T/\overline{R} bit is not logic "1".		
0 (I SB)	RYCW/F	R	0	Received Command Word Error.		
	KACWE			This bit will be set if there is an error in a received Command Word		

2.19.	Configuration	Register #6	, Read/Write 0x0018
-------	---------------	--------------------	---------------------

Bit No.	Mnemonic	R/W	Reset	Bit Description				
15 (MSB)	ENHBC	R/W	0	Setting ENHBC to logic "1" puts the device in Enhanced BC Mode operation.				
14	ENHCPU	R/W	0	Setting ENHCPU to logic "1" reduces the wait time for the host to access the bus if a message is in progress. If ENHCPU = logic "0", the host has to wait until the end of the entire message sequence (approximately 3.6µs for a 20MHz clock).				
13	INCSTK	R/W	0	In MT or RT modes, setting INCSTK to logic "1" will cause the command stack pointer to be incremented by 4 at EOM instead of SOM.				
12	CIRCEN	R/W	0	Setting CIRCEN to logic "1" enables the RT global circular buffer.				
				These bits buffer as fo	are use to de llows:	fine the size	of the global circular	
	CIRSZE[2:0]	R/W	0	CIRSZE2	CIRSZE1	CIRSZE0	Global Circular Buffer Size	
				0	0	0	Circular buffering not enabled	
				0	0	1	128 words	
11 - 9				0	1	0	256 words	
				0	1	1	512 words	
				1	0	0	1024 words	
				1	0	1	2048 words	
				1	1	0	4096 words	
				1	1	1	8192 words	
8	NOINVMSG	R/W	0	If NOINVMSG is set to logic "1" then invalid messages which result in interrupts will not result in any update to the Interrupt Status Queue.				
7	NOVALMSG	R/W	0	If NOVALMSG is set to logic "1" then valid messages which result in interrupts will not result in any update to the Interrupt Status Queue.				
6	INTQEN	R/W	0	Setting this bit to logic "1" will enable the Interrupt Status Queue.				
Bit No.	Mnemonic	R/W	Reset	Bit Description	Bit Description			
-------------	-------------	-----	-------	--	--	---	--	--
5		R/W	0	If RTADSRC is logic "0" and parity will be come RTADP respectively.	, then the source of from the input signa	the RT address ls RTAD[4:0] and		
	RTADSRC			If RTADSRC is logic "1" and parity will be come Register #5. See also R section Signal Description	, then the source of from bits 5 – 0 in Co T_AD_LAT input si ons.	the RT address onfiguration gnal description in		
4	ENHMT	R/W	0	This bit affects operation when operating in combined RT/MT Mode. Setting ENHMT to logic "1" results in all command and data words being stored by the MT, including the RT status words.				
3	-	R/W	0	Reserved				
2	64WORD	R/W	0	Setting this bit to logic "1" expands the device internal register address space. As this accesses unavailable test registers, it is recommended to program this bit to logic "0".				
		R/W	0	These two bits select th table below.	e Clock Frequency	according to the		
				CLKSEL1	CLKSEL0	Clock Frequency (MHz)		
1 – 0 (LSB)	CLKSEL[1:0]			0	0	50		
				0	1	16		
				1	0	20		
				1	1	40		

Bit No.	Mnemonic	R/W	Reset	Bit Description
15 (MSB) - 10	MEMADR	R/W	0	Memory Management Base Address, bits[15 - 10] respectively.
9 - 5	-	R/W	0	Reserved.
4	RTOFF		0	Setting this bit to logic "1" will enable the RT to go offline upon receipt of an Initiate Self-Test mode command. The host will then be able to run the built-in selt-test.
3	1553RT	R/W	0	Setting this bit to logic "1" will increase the maximum time from when a host requests access to when access is granted during a DMA transfer frmo 8µs to 10µs.
2	ENHTT	R/W	0	This bit affects the functionality of a Synchronize With Data Mode Command.
				In RT Mode, if SYNCDAT bit 5 in Configuration Register #5 is logic "1", then the data word in a Synchronize with data mode command will be loaded into the time tag register. If ENHTT is also logic "1", then this will only happen if the LSB is "0".
				In BC Mode, if SYNCDAT bit 5 in Configuration Register #5 is logic "1" and TXTTMC17 bit 15 in BC Control Word is logic "1" and ENHTT is also logic "1", then the data word for a Synchronize with data mode command will come from the time tag register.
1	ENBCWDT	R/W	0	Setting this bit to logic "1" enables an interrupt to be generated when the BC Frame Timer expires (BCEOF will be set in the Interrupt Status Register and the interrupt will be generated if not masked by bit 3 in Interrupt Enable Register).
0 (LSB)	MCRST	R/W	0	This bit sets the functionality of the shared INCMD / MCRST digital output. If logic "0", the output is INCMD. If logic "1", the output is MCRST. See section Pin Diagrams.

2.20. Configuration Register #7, Read/Write 0x0019

Bit No.	Mnemonic	R/W	Reset	Bit Description			
15 (MSB)	ENHBC	R	0	This bit is alv	This bit is always logic "1" in Enhanced BC Mode.		
				These bits indicate the number of retries of the most recent message as follows:			
				RETRY1	RETRY0	Number of Retries	
14 - 13	RETRY[1:0]	R	0	0	0	None	
				0	1	1	
				1	0	Not Used	
				1	1	2	
12	BADMSG	R	0	This message will be logic "1" if the previous message was unsuccessful, i.e. contained errors, failed loopback failed to elicit a response.			
11	RTSTAT	R	0	This bit will be set if any of the RT Status Word bits are set (provided they are unmasked in the BC Control Word)			
10	GOODMSG	R	0	This bit will be set to logic "1" if the previous message was error free. It will be set to zero following an invalid message.			
9	FORMERR	R	0	The bit will be set if the previous RT response had a 155 Format Error.			
8	NORESP	R	0	This bit will b maximum res	e set if the BC sponse time h	C receives no response or if the as been exceeded.	
7 - 2	GPFLAG[7:2]	R	0	General Purpose Flags bits[7 – 2] respectively. These bits may be re-purposed for use by the host and set/reset by the BC FLG Instruction.			
1	GPFLAG1	R	0	General Purpose Flag 1. This flag may also be used as an "equal to" flag following BC compare instructions.			
0 (LSB)	GPFLAG0	R	0	General Purp "less than" fla	General Purpose Flag 0. This flag may also be used as a "less than" flag following BC compare instructions.		

2.21. BC Condition Code Register, Read Only 0x001B

Bit No.	R/W	Reset	Bit Description		
15 (MSB) - 8	W	0	Clear General Purpose Flag, bits[7 – 0] respectively.		
7 – 0 (LSB)	W	0	Set General Purpose Flag, bits[7 - 0] respectively.		

2.22. BC General Purpose Flag Register, Write Only 0x001B

2.23. BIT Test Status Flag Register, Read Only 0x001C

The bits in this read-only register will be set when the corresponding conditions below have occurred (except for logic "0" bits).

Bit No.	R/W	Reset	Bit Description			
15 (MSB)	R	0	Protocol Built-In Test Complete			
14	R	0	Protocol Built-In Test In-Progress			
13	R	0	Protocol Built-In Test Passed			
12	R	0	Protocol Built-In Test Abort			
11	R	0	Protocol Built-In Test Complete / In-Progress			
10 - 8	R	0	These bits always read Logic "0"			
7	R	0	RAM Built-In Test Complete			
6	R	0	RAM Built-In Test In-Progress			
5	R	0	RAM Built-In Test Passed			
4 - 0 (LSB)	R	0	Γhese bits always read Logic "0"			

2.24. Interrupt Enable Register #2, Read/Write 0x001D

Setting a respective bit below to logic "1" will cause an interrupt to be generated when the corresponding event occurs. The equivalent bit in Interrupt Status Register #2 will also be set to logic "1" regardless of whether the enable bit is set or not. Setting a respective bit below to logic "0" will disable (mask) the interrupt.

Bit No.	Mnemonic	R/W	Reset	Bit Description	
15 (MSB)	-	R/W	0	Not Used	
14	BCOPER	R/W	0	Set BCOPER to logic "1" to generate an interrupt when a parity error is detected in an Enhanced BC instruction.	
13	ILLCMD	R/W	0	In RT Mode, set ILLCMD to logic "1" to generate an interrupt when an illegalized command is received. In Message Monitor Mode, set this bit to logic "1" to generate an interrupt when a message is received and stored by the monitor.	
10			0	In Enhanced BC Mode, set this bit to logic "1" to generate an interrupt when the General Purpose Queue rolls over.	
12	QUERO		0	In RT and MT modes, set this bit to logic "1" to generate an interrupt when the Interrupt Status Queue rolls over.	
11	STKERR	R/W	0	In Enhanced BC Mode, set this bit to logic "1" to generate an interrupt when the BC Call Stack overflows or underflows.	
10	BCILL	R/W	0	Set BCILL to logic "1" to generate an interrupt when the Enhanced BC fetches an illegal op code.	
9	RTSTK50	R/W	0	Set RTSTK50 to logic "1" to generate an interrupt when the RT Command Stack is 50% full.	
8	RTCIR50	R/W	0	Set RTCIR50 to logic "1" to generate an interrupt when the RT Circular Buffer is 50% full.	
7	MTSTK50	R/W	0	Set MTSTK50 to logic "1" to generate an interrupt when the MT Command Stack is 50% full.	
6	MTDT50	R/W	0	Set MTDT50 to logic "1" to generate an interrupt when the MT Data Stack is 50% full.	
5 - 2	BCIRQ[3:0]	R/W	0	Set BCIRQ[3:0] to logic "1" to generate an interrupt when the Enhanced BC issues an IRQ instruction.	
1	BIST	R/W	0	Set BIST to logic "1" to generate an interrupt when the devices completes a built-in self-test.	
0 (LSB)	-	R/W	0	Not Used	

2.25. Interrupt Status Register #2, Read Only 0x001E

The bits in this register will be set when the respective event occurs, regardless of whether the interrupt is enabled (equivalent bit set in the Interrupt Enable Register #2) or not.

Bit No.	Mnemonic	R/W	Reset	Bit Description	
15 (MSB)	MSTINT	R	0	MSTINT will be logic "1" when one or more of the interrupts below is pending.	
14	BCOPER	R	0	BCOPER will be set to logic "1" when a parity error is detected in an Enhanced BC instruction.	
13	ILLCMD	R	0	In RT Mode, ILLCMD will be set to logic "1" when an illegalized command is received. In Message Monitor Mode, this bit is set to logic "1" when a message is received and stored by the monitor.	
10			0	In Enhanced BC Mode, QUERO will be set to logic "1" when the General Purpose Queue rolls over.	
12	12 QUERO	ĸ	0	In RT and MT modes, this bit will be set to logic "1" when the Interrupt Status Queue rolls over.	
11	STKERR	R	0	In Enhanced BC Mode, STKERR will be set to logic "1" when the BC Call Stack overflows or underflows.	
10	BCILL	R	0	BCILL will be set to logic "1" when the Enhanced BC fetches an illegal op code	
9	RTSTK50	R	0	RTSTK50 will be set to logic "1" when the RT Command Stack is 50% full.	
8	RTCIR50	R	0	RTCIR50 will be set to logic "1" when the RT Circular Buffer is 50% full.	
7	MTSTK50	R	0	MTSTK50 will be set to logic "1" when the MT Command Stack is 50% full.	
6	MTDT50	R	0	MTDT50 will be set to logic "1" when the MT Data Stack is 50% full.	
5 - 2	BCIRQ[3:0]	R	0	These bits will be change when the Enhanced BC issues an IRQ instruction. The value of these bits will reflect the value of the 4 LSBs of the IRQ parameter respectively.	
1	BIST	R	0	Bit Test Complete	
0 (LSB)	INTSTAT1	R	0	INTSTAT1 will be set to logic "1" when one or more bits are set in Interrupt Status Register #1.	

2.26. BC General Purpose Queue Pointer Register / RT, MT Interrupt Status Queue Pointer Register, Read/Write 0x001F

In Enhanced BC mode, this register contains the pointer for the General Purpose Queue. In RT and Message Monitor modes, it contains the pointer for the Interrupt Status Queue. Bits 15 - 6 contain the base address and bits 5 - 0 contain the address of the next data location.

Bit No.	R/W	Reset	Bit Description			
15 (MSB) - 6	R/W	0	Queue Pointer Base Address, bits[15 – 6] respectively.			
5 - 0 (LSB)	R/W	0	Queue Pointer Address, bits[5 - 0] respectively.			

2.27. BC Block Status Word

The Block Status Word in the Message Control / Status Block provides information regarding message status (in process or completed), the bus it was transmitted on, whether errors occurred during the message, and the type of occurring errors. This word is written into RAM by the device after message completion. Because it resides in RAM, the host has read-write access, although this word is usually treated as read-only by the host.

Bit No.	Mnemonic	R/W	Reset	Bit Description
15 (MSP)	EOM			End of Message.
	EOM	R/ VV	0	This bit is set upon completion of a BC message, whether or not errors occurred.
				Start of Message.
14	SOM	R/W	0	This bit is set at the start of a BC message and cleared at the end of the message.
				Bus ID (Bus B / Bus A).
13 BID	BID	R/W	0	This bit is logic "1" if the BC message was transacted on Bus B.
				This blt is logic "0" if the BC message was transacted on Bus A.
12	EF	R/W 0		This bit acts as an Error Flag. If EF is logic "1" and some/ all of bits 10, 9 or 8 are also set, it is an indication that one or more of those respective errors occurred in the current message. If EF is logic "1" and all of bits 10, 9 and 8 are zero, then a handshake failure has occurred (applies only to transparent mode).
				Status Set.
11 5		R/W	0	This bit is not affected by the values of mask bits 14-9 in the BC Control Word for the message.
	STATSET			This bit is logic "1" when the received RT Status Word contains an unexpected bit value in the bit range $10 - 0$. The expected value is usually logic "0", except when broadcast is enabled.

Bit No.	Mnemonic	R/W	Reset	Bit Description	Bit Description		
				Format Error.			
10	FE	R/W	0	This bit is logic MIL-STD-1553 count, encoding	"1" when a rece message protoc g, bit count or pa	ived RT response violates col. This includes sync, word arity errors.	
				No Response 7	limeout Error.		
9	TOER	R/W	0	This bit is logic the RT-to-RT R RTRTTO[10 - 9	"1" when a rece esponse Timeou 9] in Configuratio	iving RT responded later than ut interval specified by bits on Register #5.	
				Loopback Erro	r.		
8 LBE	LBE	R/W	0	Each word tran receiver and ch count and/or pa transacted, the by the BC is ev	smitted by the B necked for 1553 arity error). In ad received image valuated for data	C is looped back to the validity (sync, encoding, bit dition, for each message for the last word transmitted match.	
				This bit is logic words transmitt and/or the rece the BC does no	"1" when the red ted by the BC fai ived version for of match the tran	ceived version for one or more ils 1553 "word validity" criteria, the last word transmitted by smitted Manchester II word.	
		R/W	0	Masked Status Set.			
7	7 MSTATSET			This bit is logic the BC Control logic "1" in the	"1" when one or Word is logic "0 received RT Sta	more of the mask bits 14-9 in and the corresponding bit is tus Word.	
				These two bits retried:	indicate the num	nber of times a message was	
				RETRY1	RETRY0	Number of Retries	
6 - 5	RETRY[1:0]	R/W	0	0	0	0	
				0	1	1	
				1	0	2	
				1	1	2	
4				Good Transmit	Data Block Trar	isfer.	
	GDB	R/W	0	This bit is set to error-free RT-to mode code me 0 for any BC-to data, or any inc	o logic "1" upon s o-BC message, F ssage with data. o-RT message, n complete or inval	successful completion of an RT-to-RT message, or transmit This bit always resets to logic node code message without lid message.	

Bit No.	Mnemonic	R/W	Reset	Bit Description
				Wrong RT Address and/or No Gap.
				This bit is logic 1 when one or both of the following conditions occur:
3	WAG	R/W	0	 the RT address field within a received RT Status Word does not match the RT address field in the Command Word transmitted by the BC or
				 the GTEN Gap Check Enable bit 8 of Configuration Register #5 is set and the RT responds with response time less than 4 µs per MIL-STD-1553B, mid-parity bit to mid-sync, (2 µs bus "dead time").
		R/W	0	Word Count (Length) Error.
2	LE			This bit is logic 1 when an RT-to-BC message, RT-to-RT message, or transmit mode code message with data is transacted with the wrong number of data words.
				This bit always resets to logic 0 for BC-to-RT messages, receive mode code messages, or transmit mode code messages without data.
				Sync Error.
1	SE	R/W	0	This bit is logic 1 when an RT responds with Data Sync in its Status Word, or with Command/Status Sync in a Data Word.
		1		Invalid Word Error.
0 (LSB)	IWE	R/W	0	This bit is logic 1 when an RT response in one or more words having at least one of the following errors: sync encoding error, Manchester II encoding error, bit count error, parity error.

2.28. RT and MT Block Status Word

Bit No.	Mnemonic	R/W	Reset	Bit Description
15 (MSB)	EOM	R/W	0	End of Message. This bit is set upon completion of an RT message, whether or not errors occurred.
14	SOM	R/W	0	Start of Message. This bit is set at the start of an RT message and cleared at the end of the message.
13	BID	R/W	0	Bus ID (Bus B / Bus A). This bit is logic "1" if the RT message was transacted on Bus B. This bIt is logic "0" if the RT message was transacted on Bus A.
12	EF	R/W	0	This bit acts as an Error Flag. If EF is logic "1" and some/ all of bits 10, 9 or 8 (10 and 9 in Message Monitor Mode) are also set, it is an indication that one or more of those respective errors occurred in the current message. If EF is logic "1" and all of bits 10, 9 and 8 (10 and 9 in Message Monitor Mode) are zero, then a handshake failure has occurred (applies only to transparent mode).
11	RTRTRX	R/W	0	This bit will be set in the RT Block Status Word if the device is the receiving RT in an RT-to-RT transfer. In Message Monitor Mode, this bit will be set to indicate the message was an RT-to-RT transfer.
10	FE	R/W	0	Format Error. This bit is logic "1" when a received RT response violates MIL-STD-1553 message protocol. This includes sync, word count, encoding, bit count or parity errors.
9	TOER	R/W	0	No Response Timeout Error. This bit is logic "1" when the device is the receiving RT in an RT-to-RT transfer and the transmitting RT failed to respond, or responded later than the RT-to-RT Response Timeout interval specified by bits RTRTTO[10 – 9] in Configuration Register #5.

The following block status word applies to both RT and Message Monitor Modes.

Bit No.	Mnemonic	R/W	Reset	Bit Description	
8	LBE	R/W	0	Loopback Error. In RT Mode, this bit will be logic "1" following a loopback error, i.e. when the received version of a transmitted word fails 1553 "word validity" criteria, and/or the received version of the last word transmitted does not match the transmitted Manchester II word. In Message Monitor Mode, this bit will be logic "1" following receipt of a valid message. It will be logic "0" if the message was invalid.	
7	CIRRO	R/W	0	CIRRO will be set to logic "1" if the enabled global circular buffer rolls over. This will happen if the upper boundary of the circular buffer is exceeded. If OVINV bit 11 of Configuration register #2 is set to logic "1", the roll over will only occur following receipt of a valid message. Invalid messages will be overwritten and roll over will not occur until the next valid message. In Message Monitor Mode, the size of the circular buffer is	
				set by bits MTDATA[10 – 8] in Configuration Register #3.	
6	ILLCMD	R/W	0	command is received.	
5	LE	R/W	0	Word Count (Length) Error. This bit is logic 1 when an RT-to-BC message, RT-to-RT message, or transmit mode code message with data is transacted with the wrong number of data words.	
4	SE	R/W	0	Sync Error. This bit is logic 1 when an RT responds with Data Sync in it Status Word, or with Command/Status Sync in a Data Word	
3	IWE	R/W	0	Invalid Word Error. This bit is logic 1 when an RT response in one or more words having at least one of the following errors: sync encoding error, Manchester II encoding error, bit count error, parity error.	
2	RTRTERR	R/W	0	 This bit is set if one of the following occurs during an RT-to-RT transfer: the RT address of the responding RT does not match the RT address field in the Command Word the GTEN Gap Check Enable bit 8 of Configuration Register #5 is set and the RT responds with response time less than 4 µs per MIL-STD-1553B, mid-parity bit to mid-sync, (2 µs bus "dead time") the responding RT had an invalid status word or wrong sync bit. 	

Bit No.	Mnemonic	R/W	Reset	Bit Description
1	RTRTERR2	R/W	0	This bit is set if the second command word in an RT-to-RT transfer had an error (e.g. wrong T/\overline{R} bit).
0 (LSB)	CWERR	R/W	0	This bit is set if a received Command Word is undefined (violates MIL-STD-1553 rules), e.g. if broadcast is enabled (BCSTDIS bit 7 in Configuration Register #5 is set to logic "0") and a mode command not allowed to be broadcast under 1553 rules (e.g. Transmit Last Command) is sent to subaddress 31.

2.29. Word Monitor Identification Word

The Word Monitor Information Word gives information about the received words stored during Word Monitor Mode operation.

Bit No.	Mnemonic	Bit Description
15 (MSB) – 8	GT[7:0]	Gap Time, bits 7 – 0. If CTDATA, bit 1 is logic "0", then these bits will show the gap time between the start of the current word and the end of the previous word. The resolution is 0.5 μ s/LSB, up to a max of 127.5 μ s.
7	WF	Word Flag, always set to logic "1".
6	RTCMD	If BCST is logic "0", then the received word was a valid RT command (correct sync, RT Address and Parity). Otherwise, RTCMD will be logic "1".
5	BCST	If BCST is logic "0", then the received word was a valid broadcast command with RT address = 31.
4	ERR	This bit will be set to logic "1" if the received word contained an error.
3	SYNC	If SYNC = logic "1", then the received word contained a command sync. If SYNC = logic "0", then the received word contained a data sync.
2	BUSAB	If BUSAB = logic "0", then the word was received on Bus A. If BUSAB = logic "1", then the word was received on Bus B.
1	CTDATA	If CTDATA is logic "1", then previous and next message is contiguous and the gap time bits GT[7:0] above are not used. If CTDATA is logic "0", then the gap time is stored in bits 15 – 8 above.
0 (LSB)	MCODE	If MCODE is logic "0", then the received word was a valid mode code command.

2.30. RT/MT Interrupt Status Queue Word

In Enhanced RT or MT Modes, or combined RT/MT Mode, both the RT and MT have the capability to store interrupt information in the Interrupt Status Queue. A two-word entry is written to the Interrupt Status Queue every time an interrupt event occurs. The first word is the Status Queue Word (see Table 7 and Table 8 below), which describe what event(s) caused the interrupt. Bit 0 will indicate if the interrupt was a message interrupt (bit 0 = logic "1") or a non-message interrupt (bit 0 = logic "0") event. A logic "1" value on any of the other bits indicates that respective interrupt event took place.

The second word stored in the status queue will be a parameter word, indicating where the interrupt came from, e.g. in the case of a Message Interrupt Event, the parameter word will be a pointer to the relevant Block Status Word in the RT or MT descriptor stack.

Table 7. RT/Monitor Interrupt Status Queue Word for Message Interrupt Events

Bit No.	Message Interrupt Event	Parameter Word
15 (MSB)	RT transmitter watchdog timer has timed out.	RT Block Status Word pointer
	In RT Mode, this bit is set when an illegalized command has been received.	
14	In MT Mode, this bit is set when a valid message is received. Note: Bit 7, NOVALMSG of Configuration Register #6 must be logic "0" or this bit will not be set when a valid message is received.	RT/MT Block Status Word pointer
13	The Monitor Data Stack is half-full.	MT Block Status Word pointer
12	The Monitor Data Stack is full and has rolled over.	MT Block Status Word pointer
11	The RT Circular Buffer is half full.	RT Block Status Word pointer
10	The RT Circular Buffer is full and has rolled over.	RT Block Status Word pointer
9	The Monitor Command Stack is half-full.	MT Block Status Word pointer
8	The Monitor Command Stack is full and has rolled over.	MT Block Status Word pointer
7	The RT Command Stack is half-full.	RT Block Status Word pointer
6	The RT Command Stack is full and has rolled over.	RT Block Status Word pointer
5	A Handshake Failure occured between the device and external RAM in Transparent Mode.	RT Block Status Word pointer
4	A 1553 Message Error, loopback failure or response timeout was detected	RT/MT Block Status Word pointer
	A Mode Command has been received.	
3	Note: The mode command must have its interrupt enabled in the Mode Command Interrupt Enable Lookup Table at addresses 0x108 to 0x10F.	RT Block Status Word pointer

Bit No.	Message Interrupt Event	Parameter Word
2	An EOM occurred in a specific RT Subaddress Control Word. Note: The RT must be in Enhanced Memory Management Mode and the appropriate EOM interrupt bit (TXEOM, RXEOM or BCSTEOM) must be set in the RT Subaddress Control Word Register.	RT Block Status Word pointer
1	A message was completed (EOM).	RT/MT Block Status Word pointer
0 (LSB)	Logic "1".	N/A.

Table 8. RT/Monitor Interrupt Status Queue Word for non-Message Interrupt Events

A logic "1" value on any of the bits indicates that respective interrupt event took place.

Bit No.	Non-Message Interrupt Event	Parameter Word
15 (MSB) – 5	No function.	No function.
4	The Time Tag Register value rolled over.	0x0000
3	An RT Address Parity Error occured.	0x0000
2	A Protocol Self-Test was completed.	0x0000
1	A RAM Parity Error occurred.	Address location where parity error occurred.
0 (LSB)	Logic "0".	N/A.

3. Pin Diagrams





1. Prefix "n" denotes an inverted or negative signal, e.g. nMSTCLR = MSTCLR, etc.

Figure 1. HI-620x3PQxF PQFP Package Pinout





1. Prefix "n" denotes an inverted or negative signal, e.g. nMSTCLR = MSTCLR, etc.

Figure 2. HI-620x3PCxF QFN Package Pinout

4. Signal and Pin Descriptions

Signal Name Function		Description
VDD_CHA	Power Supply	+3.3V DC power supply for bus transceiver, Channel A
VDD_CHB	Power Supply	+3.3V DC power supply for bus transceiver, Channel B
Logic_VDD	Power Supply	+3.3V DC power supply for digital logic
GND	Power Supply	Power supply ground
RAM_REG_VDD	Power Supply	+ 3.3 Volt power for internal RAM voltage regulator

 Table 9. Power and Ground

Table 10. MIL-STD-1553 Isolation Transformer Connections

Signal Name	Function	Description	
TX/RX-A	Analog I/O	Bi-directional Bus A interface to external MIL-STD-1553 isolation	
TX/RX-A	Analog I/O	transformer. Observe positive / negative polarity.	
TX/RX-B	Analog I/O	Bi-directional Bus B interface to external MIL-STD-1553 isolation	
TX/RX-B	Analog I/O	transformer. Observe positive / negative polarity.	

Signal Name	Function	Description
D15 (MSB) - D0 (LSB)	Data inputs or Data outputs	Bi-directional data bus for host read/write operations on registers and RAM.
A15 (MSB) - A0 (LSB)	Digital inputs	Address bus for host read/write operations on registers and RAM.
		Chip Enable, active low.
CE	Digital Input	When asserted, this pin enables host read or write accesses to device RAM or registers. This pin is normally connected to a Chip Select output from the host's bus interface and is used by the host to select the device for a transfer to/from either RAM or registers.
		Configuration pin for host bus width.
BWID	Digital Input	High selects 16-bit bus width, low selects 8-bit bus width.
		Configuration pin for host bus read/write control signal style.
BTYPE	Digital Input	High selects "Intel style" using separate read strobe $\overline{\text{OE}}$ (output enable) and write strobe $\overline{\text{WE}}$.
		Low selects "Motorola style" using single active-low read/write strobe $\overline{\text{STR}}$ and read/write select signal, R/W.
	Digital Input	Read / Write.
		Read/write direction signal R/W when BTYPE pin is low.
R/W / WE		Active-low Write Enable \overline{WE} when BTYPE pin is high.
		Used for host read or write accesses to device RAM or registers. This pin or the \overline{CE} pin should be high during all address transitions.
		Active-low common read/write strobe STR when BTYPE pin is low.
STR / OE	Digital Input	Active-low Output Enable \overline{OE} when BTYPE pin is high.
		Used for host read or write accesses to device RAM or registers.
		Configuration pin for WAIT output polarity.
WPOL	Digital Input	When the WPOL pin is low, the "wait" output is active low (WAIT). When WPOL is high, the "wait" output is active high (WAIT).
		Host bus read cycle WAIT or $\overline{\text{WAIT}}$ output. The WPOL input pin sets the output polarity for this "wait" output.
WAIT / WAIT	Digital Output	RAM Read cycles are slower than write cycles, but prefetching speeds up data availability for multi-word sequential address read cycles. For every new RAM read cycle, the device asserts WAIT. Connected to the processor WAIT or WAIT input, this action inserts one or more processor wait states (depending on processor clock frequency) while the HI-6200 fetches the first word. After reading each HI-6200 RAM address, the device prefetches and retains data from the next address. If the next bus access reads that sequential address, the data is ready without WAIT assertion. Thus WAIT assertion only occurs for the first word read.
		NOTE: Register reads don't use prefetch therefore will have a WAIT cycle during every address read, whether sequential or not.

Table 11. Host Interface

Signal Name	Function	Description
		Most Significant Byte/Least Significant Byte.
		For 8-bit bus width, the input signal (MSB / LSB) is used to indicate which byte of the 16-bit word is currently being transferred (MSB or LSB). The logic sense of MSB / LSB is controlled by the BENDI input (see BENDI pin description and Table 12).
MSB / LSB	Digital Input	If BENDI is connected to logic "0", MSB / LSB should be asserted low (logic "0") to indicate the transfer of the least significant byte and high (logic "1") to indicate the transfer of the most significant byte. If BENDI is connected to logic "1", MSB / LSB should be asserted low (logic "0") to indicate the transfer of the most significant byte and high (logic "1") to indicate the transfer of the most significant byte. See Table 12. MSB / LSB is "Don't Care" for 16-bit bus width.
BENDI	Digital Input	Big Endian Configuration Pin. The BENDI pin works in conjunction with the MSB / LSB and BWID pins to determine the "endianness" or byte order of 16-bit word transfers to the HI- 6200. Table 12 below summarizes the interoperability of the three pins.
MEM / REG	Digital Input	Memory or Register. Selects between memory access (MEM / $\overline{\text{REG}}$ = "1") or register access (MEM / $\overline{\text{REG}}$ = "0"). Usually connected to either a CPU address line or address decoder output.

Table 12. BENDI Pin Functionality

The BENDI and MSB / LSB pins are used as outlined below to set the order for byte accesses when transacting 16-bit words on 16-bit or 8-bit host busses.

			WR		RD	
BENDI	BWID	MSB / LSB	µP/HI-6200 Data Bus Pins	HI-6200 internal RAM or Register 16-bit Word	HI-6200 internal RAM or Register 16-bit Word	µP/HI-6200 Data Bus Pins
0	0	0	D[7:0]	Bits[7:0]	Bits[7:0]	D[7:0]
0	0	1	D[7:0]	Bits[15:8]	Bits[15:8]	D[7:0]
0	1	х	D[15:0]	Bits[7:0], Bits[15:8]	Bits[7:0], Bits[15:8]	D[15:0]
1	0	0	D[7:0]	Bits[15:8]	Bits[15:8]	D[7:0]
1	0	1	D[7:0]	Bits[7:0]	Bits[7:0]	D[7:0]
1	1	x	D[15:0]	Bits[15:8], Bits[7:0]	Bits[15:8], Bits[7:0]	D[15:0]

Signal Name	Function		Description	
RTAD4 (MSB)	Digital Input	RT Address Input signals. NOTE: The RT address and parity may be programmed by software if bit 5 of Configuration Register #6 (RTADSRC) is set to logic "1". In this case, the RT Address and Parity are provided by the Host via data lines D5 – D0 and RTAD4:0 (and RTADP below) are not used.		
RTAD3	Digital Input			
RTAD2	Digital Input			
RTAD1	Digital Input			
RTAD0 (LSB)	Digital Input			
RTADP	Digital Input	Remote Terminal Address Parity.	RT address on RTADI4:01	
		RT Address Latch.		
		This input signal is used to control how the RT address is latched internally. If RT_AD_LAT is logic "0", then the RT address and parity will simply track RTAD4:0 and RTADP inputs.		
		If RT_AD_LAT transitions from logic "0" to logic "1", the values on RTAD4:0 and RTADP will then be latched on the rising edge of RT_AD_LAT.		
		If RT_AD_LAT is connected to log control, and depends on the value follows:	ic "1", then the RT address is latched under software of bit 5 of Configuration Register #6 (RTADSRC) as	
RT_AD_LAT	Digital Input	RTADSRC bit 5 value	RT Address latch control when RT_AD_LAT = 1	
	Logi	Logic "0" (Default)	The RT address and parity will be latched directly from the RTAD4:0 and RTADP input signals.	
			RT address parity will be provided by the host by writing via the data bus inputs D5 – D1 for the address and D0 for parity.	
	Lo	Logic "1"	Note: Bit 3 of Configuration Register #4 (RTLATEN) must be written logic "1" while the RT address and parity are written via D5 – D0 to the lower 6 bits of Configuration Register #5 (RTAD[4:0] and RTADP (LSB)).	

Table 13. RT Address

Table 14	4. Other	Signals
----------	----------	---------

Signal Name	Function	Descr	iption				
INCMD or	Digital Output or	The function of this signal depends on the value MCRST is logic "0", this signal functions as the o INCMD is asserted low whenever a message is In Word Monitor mode, INCMD remains low whil	The function of this signal depends on the value of bit 0, Configuration Register #7 (MCRST). If MCRST is logic "0", this signal functions as the output INCMD. INCMD is asserted low whenever a message is in progress.				
MCRST	Digital Output	If MCRST is logic "0", this signal functions as the When in RT mode, this output will be asserted lo Terminal mode command is received.	e output MCRST. w for two clock cycles when a Reset Remote				
SSFLAG	Digital Input	Subsystem Flag (RT) or External Trigger input. In RT mode, this signal functions as SSFLAG . If be set in the transmitted RT Status Word. In BC or MT modes, this signal functions as an E	asserted (logic "0"), the Subsystem Flag bit will External Trigger as follows:				
		BC	Node				
		Non-Enhanced Mode (Legacy)	No function.				
or	or	Enhanced Mode (Legacy)	If the external trigger is enabled by setting bit 7 in Configuration Register #1, a low- to-high transition on EXT_TRIG will initiate a BC Start.				
EXT_TRIG	Digital Input	Enhanced Mode	When a Wait for External Trigger (WTG) instruction is executed, the BC will wait for a low-to-high transition on EXT_TRIG before executing the next instruction.				
		MT N	/ Node				
		Word Monitor	If the external trigger is enabled by setting bit 7 in Configuration Register #1, a low- to-high transition on EXT_TRIG will start monitor operation.				
		Message Monitor	No effect.				
ĪNT	Digital Output	 Interrupt Request. If Configuration Register #2, bit 3 LEVEL is logic negative pulse of about 500 ns. If LEVEL is logic "1", the interrupt request output the interrupt, one of following events should occur. Logic "1" should be written to bit 2 of the State 2. If bit 4 of Configuration Register #2 (CLRST Register will clear INT. NOTE: In cases whe have bits set, both registers must be read in 	"0", the interrupt request output on INT will be a on INT will be a LOW continuous level. To clear ur: art/Reset Register (INTRST); or AT) is logic "1", then reading the Interrupt Status are both Interrupt Status Registers #1 and #2 or order to clear INT.				
CLOCK_IN	Digital Input	50 MHz, 40 MHz, 20 MHz, or 16 MHz clock inpu	t.				

Signal and Pin Descriptions

Signal Name	Function	Description
TX_INH_A	Digital Input	Transmit inhibit inputs for Bus A and Bus B, active high. These two inputs enable (logic "0") or
TX_INH_B	Digital Input	inhibit (logic "1") transmit on Bus A or Bus B, affecting behavior for all enabled 1553 devices.
MSTCLR	Digital Input	Master Reset, active low.
RSTBITEN	Digital Input	If this input is set to logic "1", the Built-In-Self-Test feature will be enabled after a hardware reset. See Note 1 below regarding power-up times. If this input is set to logic "0", automatic BIST is disabled.
RTBOOT	Digital Input	If RTBOOT is logic "0", MIL-STD-1760 operation is enabled (the RT will initialize with the busy bit set in the RT Status Word). If RTBOOT is logic "1", the device will initialize in Idle mode for an RT-only device, or in BC mode for a BC/RT/MT device.
TAG_CLK	Digital Input	Time Tag Clock. This optional clock input may be used to increment the Time Tag Register. It is enabled by setting Bits 7, 8 and 9 of Configuration Register #2 (TTRES[9:7]) to [111].
TESTMODE	Digital Input	Factory test pin. DO NOT CONNECT.

Note 1: Power-up Time. The total time required for power-up will depend on whether the user initiates self-test or not. See "Table 15. User-initiated self-test times as a function of clock frequency." RAM Self-Test is initiated by setting bit 9, RAMST in Start/Reset Register 0x0003. Protocol and RAM self-test are performed separately and test times need to be taken into account when calculating total power-up time.

Table 15. User-initiated self-test times as a function of clock frequency.

	Clock Frequency						
User-Initiated Self-test	50 MHz	40 MHz	20 MHz	16 MHz			
No Self-Test	80 ns	100 ns	200 ns	250 ns			
Protocol Self-Test	0.6 ms	0.8 ms	1.6 ms	2.0 ms			
RAM Self-Test	13.1 ms	16.4 ms	32.8 ms	41 ms			

5. Host Interface

The HI-6200 uses a parallel bus interface for communications with the host. Host interface to registers and RAM is enabled through the Chip Enable (\overline{CE}) pin, and accessed via 16-bit data bus and several host-originated control signals described below. Timing is identical for register operations and RAM operations via the host bus interface, with the exception that RAM read operations are sped up by prefetching, which eliminates WAIT states during sequential RAM address reads (see below).

The bus interface is compatible with the two prevalent host bus control signal methods: "Intel style" interface, characterized by separate strobes for read and write operations (\overline{OE} and \overline{WE}), and "Motorola style" interface, characterized by a single read/write strobe (\overline{STR}) and a data direction signal (R/W). Bus control style is selected using the BTYPE configuration pin, which sets the function of two other input pins to serve as either \overline{OE} and \overline{WE} , or \overline{STR} and R/W.

The BWID configuration pin selects either 8- or 16-bit bus widths. When the BWID pin is connected to ground (logic "0"), 8-bit mode is selected; two bytes are sequentially transferred for each 16-bit word operation and all transacted data uses bus data pins D7:0 (bus data pins D15:8 are not used). The BENDI and MSB / LSB pins are used in conjunction with each other to define the byte order. When the BWID pin is connected high or left unconnected, 16-bit bus width is used and data is transacted on bus data pins D15:0. For 16-bit bus operation, the MSB/LSB pin is "Don't Care" and byte order is defined by the BENDI pin. The interoperability of BWID, BENDI and MSB / LSB pins is outlined in detail in section "Signal and Pin Descriptions", Table 10.

5.1. Bus Wait States and Data Prefetch for RAM Reads

The HI-6200 has a WAIT output pin that tells the host to add wait states when additional access time is needed during bus read cycles. For compatibility with different host processors, the state of the WPOL input pin sets the WAIT output as active high or active low. The WAIT output can be ignored when the host processor read cycle time is always slow enough to work with the HI-6200 bus. When using faster host processors, cycle time is sometimes slowed down by configuring the processor to add one or more wait states during every read or write cycle, but slow-down affects all cycles, even when unnecessary.

Data prefetch is a technique used by the HI-6200 to speed up host multi-word read access to RAM by eliminating wait states. Prefetching occurs when HI-6200 logic requests data before it is actually needed. Because RAM locations are often read sequentially, performance improves when data is prefetched in address sequence order. For every host read cycle, the device first reads the addressed location, then prefetches the following address, to speed up access in the likely event that the following word will be read next.

For the HI-6200, WAIT is always asserted for the first word fetched in any RAM read sequence. The first read cycle has a long access time because there is no prefetch. This may be the first byte read in 8-bit mode, or the first word read in 16-bit mode. After each word (or byte) is fetched for a read operation, the next word (or byte) is prefetched to speed-up the read cycle time when sequential address read sequences occur. After the first word read, the following words read in sequence are accessed without WAIT, resulting in faster overall multi-word read timing. As long as bytes or words are read in address order, additional wait states are unnecessary.

For fastest read access under all conditions, the user can set host processor bus timing (by adjusting processor wait states for the chip select assigned to the HI-6200) to match the faster read cycle time for prefetched data, while the HI-6200 WAIT output adds one or more additional wait states for the slower initial read cycle.

NOTE: Register reads don't use prefetch therefore will have a WAIT cycle during every address read.

Timing diagrams for host read and write operations are shown in the following pages. Separate diagrams show "Intel style" and "Motorola style" control interfaces.

5.2. Host RAM Read Operation Timing

After the first byte is read, prefetch allows faster access times for successive reads, as long as read addresses are sequential. WAIT is always asserted during the first read cycle and is never asserted for successive read cycles to sequential addresses. This allows the default host bus configuration for the HI-6200 chip select to match the timing characteristics of the faster successive cycles, while the slower initial cycle is handled on a WAIT-controlled exception basis. WAIT can be optionally inverted using the WPOL pin.

Host RAM read operations for 8-bit bus width (Figure 3) and 16-bit bus width (Figure 4) using "Motorola style" bus control (pin BTYPE =0) are shown below. See for timing parameter values.





All timing intervals equal 0 ns MIN unless otherwise indicated.

Figure 3. Host Read for 8-bit bus width using "Motorola style" bus control (pin BTYPE = 0).



showing a three word read access from sequential addresses

All timing intervals equal 0 ns MIN unless otherwise indicated.

After first byte or word is read, prefetch allows faster access times for successive reads, as long as read addresses are sequential.

Figure 4. Host Read for 16-bit bus width using "Motorola style" bus control (pin BTYPE = 0).

The following figures show host RAM read operations for 8-bit bus width (Figure 5) and 16-bit bus width (Figure 6) using "Intel style" bus control (pin BTYPE =1).



showing two successive 16-bit words (4 bytes) read from sequential addresses

All timing intervals equal 0 ns MIN unless otherwise indicated.

Figure 5. Host Read for 8-bit bus width using "Intel style" bus control (pin BTYPE = 1).



showing a three word read access from sequential addresses

All timing intervals equal 0 ns MIN unless otherwise indicated.

After first byte or word is read, prefetch allows faster access times for successive reads, as long as read addresses are sequential.

Figure 6. Host Read for 16-bit bus width using "Intel style" bus control (pin BTYPE = 1).

5.3. Host Register Read Operation Timing

Host register read operations are identical to RAM read operations with the exception that there is no prefetching for sequential address reads and therefore every address read will have a WAIT cycle. This is shown below in Figure 7 and Figure 8 for "Motorola style" and "Intel style" bus control respectively.

When using 8-bit bus width, all register reads behave in a similar fashion to their respective RAM reads, except all register read accesses have a WAIT cycle for each address that is read.



Showing two 16-bit words read from sequential or non-sequential Register addresses

All timing intervals equal 0 ns MIN unless otherwise indicated.

Figure 7. Host sequential (or non-sequential) Register Read for 16-bit bus width using "Motorola style" bus control.



Showing two 16-bit words read from sequential or non-sequential Register addresses

All timing intervals equal 0 ns MIN unless otherwise indicated.

Figure 8. Host sequential (or non-sequential) Register Read for 16-bit bus width using "Intel style" bus control.

5.4. Host RAM and Register Write Operation Timing

Host RAM and register write operations behave exactly the same via the host bus interface.

Figure 9 and Figure 10 show examples of host RAM and register write operations for 8-bit bus width and 16-bit bus width "Motorola style" bus control (pin BTYPE =0) are shown below.



showing 2 bytes written for a single 16-bit word

Figure 9. Host Write for 8-bit bus width using "Motorola style" bus control (pin BTYPE = 0).

showing a one-word write cycle. Successive writes to sequential addresses have same timing.



Figure 10. Host Write for 16-bit bus width using "Motorola style" bus control (pin BTYPE = 0).

All timing intervals equal 0 ns MIN unless otherwise indicated. The WAIT output is inactive during write access

The following figures show host RAM and register write operations for 8-bit bus width (Figure 11) and 16-bit bus width (Figure 12) using "Intel style" bus control (pin BTYPE =1).



showing 2 bytes written for a single 16-bit word

Figure 11. Host Write for 8-bit bus width using "Intel style" bus control (pin BTYPE = 1).



showing a one-word write cycle. Successive writes to sequential addresses have same timing.

The WAIT output is inactive during write access

Figure 12. Host Write for 16-bit bus width using "Intel style" bus control (pin BTYPE = 1).

All timing intervals equal 0 ns MIN unless otherwise indicated. The WAIT output is inactive during write access

		Limits			Unite
Parameters	Symbol	Min	Тур	Max	Units
WRITE TIMING					
Write strobe (@ 50 MHz)		55	-	-	ns
(@ 40 MHz)		68	-	-	ns
(@ 20 MHz)	ι τ _{wR}	130	-	-	ns
(@ 16 MHz)		162	-	-	ns
Write inactive time (@ 50 MHz)		25	-	-	ns
(@ 40 MHz)]	30	-	-	ns
(@ 20 MHz)	ι _{inact}	55	-	-	ns
(@ 16 MHz)		68	-	-	ns
Write data available	t _{DV}	-	-	20	ns
Write cycle, t _{wR} + t _{INACT} (@ 50 MHz)		80	-	-	ns
(@ 40 MHz)		98	-	-	ns
(@ 20 MHz)	-	185	-	-	ns
(@ 16 MHz)		230	-	-	ns
READ TIMING					
Wait assertion time	t _{was}	-	-	20	ns
Wait time (@ 50 MHz)		-	-	110	ns
(@ 40 MHz)		-	-	138	ns
(@ 20 MHz)	t _w	-	-	275	ns
(@ 16 MHz)		-	-	344	ns
Read strobe, sequential RAM address, 8-bit bus mode (@ 50 MHz)		55	-	-	ns
(@ 40 MHz)]	68	-	-	ns
(@ 20 MHz)	L _{SR8}	130	-	-	ns
(@ 16 MHz)		162	-	-	ns
Read strobe, sequential RAM address, 16-bit bus mode (@ 50 MHz)		55	-	-	ns
(@ 40 MHz)		68	-	-	ns
(@ 20 MHz)	L _{SR16}	130	-	-	ns
(@ 16 MHz)		162	-	-	ns
Read strobe, non-sequential address (@ 50 MHz)		130	-	-	ns
(@ 40 MHz)		163	-	-	ns
(@ 20 MHz)	^I NSR	325	-	-	ns
(@ 16 MHz)		407	-	-	ns

Table 16. Host Bus Interface Timing

		Limits			Unite
Parameters	Symbol	Min	Тур	Max	Units
Read inactive time (@ 50 MHz)		25	-	-	ns
(@ 40 MHz)		30	-	-	ns
(@ 20 MHz)	t _{inact}	55	-	-	ns
(@ 16 MHz)		68	-	-	ns
Read access time1 (@ 50 MHz)		-	-	130	ns
(@ 40 MHz)		-	-	163	ns
(@ 20 MHz)	t _{RA1}	-	-	325	ns
(@ 16 MHz)		-	-	407	ns
Read access time2 (@ 50 MHz)		-	-	55	ns
(@ 40 MHz)		-	-	68	ns
(@ 20 MHz)	t _{RA2}	-	-	130	ns
(@ 16 MHz)		-	-	162	ns
Read cycles in 8-bit bus mode (see note below)					
Read cycle, sequential address, 16-bit word, 8-bit bus mode, $t_{SR8} + t_{INACT} + t_{SR8} + t_{INACT}$ (@ 50 MHz)		160	-	-	ns
(@ 40 MHz)		196	-	-	ns
(@ 20 MHz)	-	370	-	-	ns
(@ 16 MHz)		460	-	-	ns
Read cycle, non-sequential address, 8-bit bus mode, $t_{MAS} + t_W + t_{INACT} + t_{SR8}$ (@ 50 MHz)		-	-	210	ns
(@ 40 MHz)		-	-	256	ns
(@ 20 MHz)	-	-	-	480	ns
(@ 16 MHz)		-	-	594	ns
Read cycles in 16-bit bus mode (see note below)					
Read cycle, sequential address, 16-bit bus mode, t_{sR16} + t_{iNACT} (@ 50 MHz)		80	-	-	ns
(@ 40 MHz)		98	-	-	ns
(@ 20 MHz)	-	185	-	-	ns
(@ 16 MHz)		230	-	-	ns
Read cycle, non-sequential address, 16-bit bus mode, $t_{_{WAS}}$ + $t_{_W}$ (@ 50 MHz)		-	-	130	ns
(@ 40 MHz)		-	-	158	ns
(@ 20 MHz)	-	-	-	295	ns
(@ 16 MHz)		-	-	364	ns

NOTE: When reading a series of sequential RAM addresses, the read cycle for the first word (or byte) location is always longer because the HI-6200 asserts the WAIT output. As long as sequential addresses are then read, automatic prefetch speeds up read access for following words (or bytes) since these occur without WAIT assertion. When reading register addresses, the WAIT output is asserted for each address, whether sequential or not.

6. Electrical Characteristics

6.1. Absolute Maximum Ratings

Supply voltages	Logic	-0.3 V to +6.0 V	
Supply voltages	Transceivers	-0.3 V to +6.0 V	
Logic input voltage range		-0.3 V to +6.0 V	
Receiver differential voltage		10 Vp-р	
Power dissipation at 25°C		1.0W	
Solder Temperature (reflow)		260°C	
Junction Temperature	175°C		
Storage Temperature	-65°C to +150°C		

6.2. Recommended Operating Conditions

Parameters			lloit		
		Min	Тур	Мах	Unit
Supply Voltages	Logic	3.15	3.3	3.6	V
	Transceivers	3.15	3.3	3.46	V
Tomporatura Banga	Industrial	-40		85	°C
remperature Range	Extended	-55		125	°C

6.3. **DC Electrical Characteristics**

Unless otherwise stated, $V_{_{DD}}$ = 3.3V, GND = 0V, $T_{_{A}}$ = Operating Temperature Range

Paramotore		Symbol	Symbol Conditions		Limits		
Parameter	15	Symbol	Conditions	Min	Тур	Мах	Unit
Power Supply							
Operating Supply Voltages	Logic	V _{Logic}		3.15	3.3	3.6	V
Operating Suppry Voltages	Transceivers	V _{DD}		3.15	3.3	3.46	V
	•	I _{CC1}	Not Transmitting	-	10	15	mA
Power Supply Current See Note 1		I _{CC2}	Continuous supply current while one bus transmits @ 50% duty cycle, 70Ω resistive load	-	365	380	mA
		I _{CC23}	Continuous supply current while one bus transmits @ 100% duty cycle, 70Ω resistive load	-	685	700	mA
		PD ₁	Not Transmitting	-	-	60	mW
Power Dissipation		PD ₂	Transmit one bus @ 50% duty cycle, 70Ω resistive load	-	380	500	mW
		PD ₃	Transmit one bus @ 100% duty cycle, 70Ω resistive load	-	510	680	mW
Logic							
Input Voltage (High)		V	All digital inputs, except $CLK_{^{\rm IN}}$	2.1	-	-	V
Input voltage (Figh)		¥ін	CLK	0.8			V _{DD}
Input Voltage (Low)		V	All digital inputs, except $CLK_{_{\sf IN}}$	-	-	0.7	V
		v _{IL}	CLK			0.2	V _{DD}
Input Current (High)		I _{IH}	All digital inputs, except CLK_{IN} V_{LOGIC} = 3.6V, V_{IH} = 2.5V	-100	-	-10	μA
				-10	-	10	μA
Input Current (Low)		I.	All digital inputs, except CLK_{IN} V_{LOGIC} = 3.6V, V_{IL} = 0V	-100	-	-20	μA
			CLK	-10	-	10	μA
Output Voltage (High)		V _{oH}	$V_{LOGIC} = 3.0V, V_{IH} = 2.7V, V_{IL} = 0.2V, I_{OH} = max$	2.4	-	-	V
Output Voltage (Low)		V _{ol}	$V_{LOGIC} = 3.0V, V_{IH} = 2.7V, V_{IL} = 0.2V, I_{OL} = max$	-	-	0.5	V
Output Current (High)		I _{он}	V _{LOGIC} = 3.0V	-	-	-2.2	mA
Output Current (Low)		I _{ol}	V _{LOGIC} = 3.0V	2.2	-	-	mA
RECEIVER (Measured at Point "A	AD" in Figure 14 unless	otherwise s	pecified)				
Input Resistance		R _{IN}	Differential	20	-	-	kΩ
Input Capacitance		C _{IN}	Differential	-	-	5	pF

				Limits			
Parameter	S	Symbol	Conditions	Min	Тур	Мах	Unit
Common Mode Rejection Ratio		CMRR		40	-	-	dB
Input Level		V _{IN}	Differential	-	-	9	Vp-р
Input Common Mode Voltage		V _{ICM}		-10	-	+10	V-pk
Threshold Voltage	Detect	V _{THD}	1 MHz Sine Wave (Measured at	1.2	-	20.0	Vp-р
(Direct-Coupled)	No Detect	V _{THND}	Point "AD" in Figure 14)	-	-	0.28	Vp-р
Threshold Voltage	Detect	V _{THD}	1 MHz Sine Wave (Measured at	0.86	-	14.0	Vp-р
(Transformer-Coupled)	No Detect	V _{THND}	Point "AT" in Figure 15)	-	-	0.2	Vp-р
TRANSMITTER (Measured at Poi	nt "AD" in Figure 14 un	less otherw	ise specified)				
	Direct Coupled	V _{OUT}	35Ω Load	6.0	7.2	9.0	Vp-р
Output Voltage	Transformer Coupled	V _{out}	70Ω Load (Measured at Point "AT" in Figure 15)	20.0	21.5	27.0	Vp-p
Output Noise	<u>.</u>	V _{on}	Differential, inhibited	-	-	14.0	mV _{RMS}
	Direct Coupled	V _{dyn}	35Ω Load	-90	-	90	mV
Output Dynamic Offset Voltage	Transformer Coupled	V _{dyn}	70Ω Load (Measured at Point "AT" in Figure 15)	-250	-	250	mVp
Rise/Fall Time		t _{r/f}		100	150	300	ns
Output Resistance		R _{out}	Differential, not transmitting	10	-	-	kΩ
Output Capacitance		C _{OUT}	1 MHz sine wave	-	-	15	pF
Clock Input							
	(Default)				50.0		MHz
Frequency	(option)				40.0		MHz
Frequency	(option)				20.0		MHz
	(option)				16.0		MHz
MIL-STD-1553 Message Timing							
Completion of CPU write (BC Start) Message for non-Enhanced BC Mo) to Start of First de			2.5			μs
BC intermessage gap time (typical	value; may be		non-Enhanced BC Mode		9.5		μs
lengthened under software control	to 65.535 ms)		Enhanced BC Mode		10.5		μs
			18.5 nominal	17.5	18.0	19.5	μs
BC/RT/MT Response Timeout			22.5 nominal	21.5	22.5	23.5	μs
(Software programmable, 4 options)		50.5 nominal	49.5	50.5	51.5	μs
			128.0 nominal	127.0	129.5	131.0	μs
RT Response Time (mid-parity to m	nid-sync)			4		7	μs
Transmitter Watchdog Timeout					660.5		μs

Note 1: In actual use, the highest practical transmit duty cycle is 96%, occurring when a Remote Terminal responds to a series of 32 data word transmit commands (RT to BC) repeating with minimum intermessage gap of 4µs (2µs dead time) and typical RT response delay of 5µs.

Note 2: While one bus continuously transmits, the power delivered by the 3.3V power supply is $3.3V \times 685$ mA typical = 2.26W. Of this, 510mW is dissipated in the device, the remainder in the load.



6.4. MIL-STD-1553 Bus Interface

Figure 13. Bus Connection Example


Figure 14. MIL-STD-1553 Direct Coupled Test Circuits





Figure 15. MIL-STD-1553 Transformer Coupled Test Circuits

Package Dimensions 7.





HOLT INTEGRATED CIRCUITS

8. Ordering Information



9. Revision History

Revision		Date	Description of Change
DS6200,	Rev. New	05/10/18	Initial Release
	А	07/02/18	Correct typo in ordering information
	В	10/03/18	Add additional notes regarding ECC RAM feature. Correct numerous typos.
		12/18/18	Update transformer ratios for direct and transformer coupled bus interfaces to 1:2.5.
C	Add additional parameters $t_{_{\rm DV'}}$ $T_{_{\rm RA1}}$ and $T_{_{\rm RA2}}$ to Table 14, "Host Bus Interface Timing".		
			Update timing diagrams in Figures 1 – 10.
D	01/17/19	Add Table to indicate Self-Test times and clarify total Power-up time.	
		Update Host Bus Interface Timing parameter table to reflect clock frequency options.	
	E	05/20/19	Add package photos to title page. Add minor clarification to RTBOOT signal description (enables MIL-STD-1760 operation). Correct name of A0 signal.
F	F	11/14/19	Add more detail to register definitions and block diagram.
			Add pin diagrams, clarify pin descriptions.
	Г		Update Logic Supply and Transceiver Supply voltage minimum to 3.15V
		Other minor updates and corrections.	